%PDF-1.5
%
1 0 obj
<>
endobj
2 0 obj
<>
endobj
3 0 obj
<>stream
IEEE
2020 IEEE International Solid- State Circuits Conference - (ISSCC);2020; ; ;
10.8 A 4-Element 500MHz-Modulated-BW 40mW 6b 1GS/s Analog-Time-to-Digital-Converter-Enabled Spatial Signal Processor in 65nm CMOS
Erfan Ghaderi
Chase Puglisi
Shrestha Bansal
Subhanshu Gupta
endstream
endobj
4 0 obj
<>stream
x+ |
endstream
endobj
5 0 obj
<>stream
xn0Ds,RƨIinRGj%vjo@k
CkMO{Vx)=H2{-nYN>0pk]L0GȒX|oOvbĢq|!26{ 72_*A^Tϫ*/
G|u4`3F
{aiH}Zӎ?e
endstream
endobj
6 0 obj
<>stream
x+ |
endstream
endobj
7 0 obj
<>stream
xn0Dsl*uIGjVM+z47z.u
oGRN? GQfzzוֹ hSYcIFXl,:oihy2SFz^ժDpw466JwfѴ?d
endstream
endobj
8 0 obj
<>stream
x+ |
endstream
endobj
9 0 obj
<>stream
xn0Ds,JP
h8;7үFo45 7!G9ϖuZ>[Ѧұ$_;xFXYǵ\6=bZ"-*5Aop
îk6Jw:55?V?f
endstream
endobj
10 0 obj
<>
endobj
12 0 obj
<>
endobj
13 0 obj
<>stream
hTQn {LՃ1v#!KiH9&uj;}YHR 3;ۗg>hv8C4A8⩷h{3_oq7v28lm7R,/wߢ
s?8C@֯ڽ!#_mq"ki^,@cUb;=K?9_)#q
"S2p@myްXS;%L$0)K:$]I((%+erA'*$+3UhD"4gCqx1OJxG
0
endstream
endobj
11 0 obj
<>
endobj
14 0 obj
<>stream
hޔWiXWK#Y%ĸfdT2ȾNl*"8 GbG F5F̭M~<=nsuZkM)[Wlh['1<5$o~`k0uXѯU)3f3BM6O-r5^1a~cg_Ll2#b$n,sf12OKL"c2%+tLl,^GvT3auwV=fl klge,Hb4fb=xOx(8TNާγHS{@%oIdvD=&Yhw]\;;' ,B" NxM<^z˂ergA䳔~' 6~Z'>j_/<+u+*.jZͅA,x",;]I@6g*6%$r˂iD!тZ\GY#gE8a$-vPspZZFK/븘ZxA@>=AaȁK1Z_\-ml=