

**EE582**

**Physical Design Automation of VLSI Circuits and Systems**

Prof. Dae Hyun Kim

School of Electrical Engineering and Computer Science  
Washington State University

**Interconnect Optimization**


# What We Will Study

---

- Interconnect analysis
  - Elmore delay
  - Simple timing analysis
- Interconnect Optimization
  - Dynamic-programming-based buffer insertion
    - Two-pin nets
    - Multi-pin nets
    - Single buffer type
    - Multiple buffer types

# Interconnect Analysis


- Delay calculation (Elmore delay)



$$\begin{aligned} \tau = & R_{OUT} * (C_1 + \dots + C_5 + C_{LOAD}) \\ & + R_1 * (C_1 + \dots + C_5 + C_{LOAD}) \\ & + R_2 * (C_2 + \dots + C_5 + C_{LOAD}) \\ & + R_3 * (C_3 + \dots + C_5 + C_{LOAD}) \\ & + R_4 * (C_4 + C_5 + C_{LOAD}) \\ & + R_5 * (C_5 + C_{LOAD}) \end{aligned}$$


# Interconnect Analysis

- Delay calculation (Elmore delay)



# Interconnect Analysis


- Timing analysis



- CLK period:  $T_{CLK}$
- Path delay:  $d_p = nd_1 + gd_1 + nd_2 + gd_2 + nd_3 + gd_3 + nd_4$
- Setup time:  $t_s$
  
- Required Arrival Time (RAT) =  $T_{CLK} - t_s$
- Arrival Time (AT) = Signal delay = Path delay =  $d_p$
- Slack =  $RAT - AT = T_{CLK} - t_s - d_p$

# Interconnect Analysis

- Timing analysis



- Required Arrival Time (RAT) =  $T_{\text{CLK}} - t_s$
- Arrival Time (AT) = Signal delay = Path delay =  $d_p$
- Slack =  $\text{RAT} - \text{AT} = T_{\text{CLK}} - t_s - d_p$

RAT = 900ps  
AT = 800ps  
Slk = +100ps


- Example

- $T_{\text{CLK}}$ : 1ns
- $d_p$ : 800ps
- $t_s$ : 100ps
- Slack: 1ns – (800ps) – 100ps = +100ps

# Interconnect Analysis

---


- Timing analysis
  - Positive slack: We have some margin for optimization.
  - Negative slack: We are violating the timing constraint.



# Interconnect Optimization

---

- How to optimize interconnects
  - Gate sizing
  - Wire sizing
  - **Buffer insertion**
  - Placement adjustment
  - Gate decomposition
  - New routing topology generation
  - ...





# Interconnect Optimization


---

- Problem definition for buffer insertion
  - Given
    - An RC tree or a routing topology
    - Characteristics ( $R_{OUT}$ ) of the driver node
    - Characteristics ( $C_{LOAD}$ ) of the sink nodes
    - Characteristics ( $R_{OUT}$  and  $C_{IN}$ ) of a buffer type
    - Characteristics ( $r_{wire}$  and  $c_{wire}$ ) of the wires
    - Timing constraints (RAT at each sink node)
    - Bufferable locations
  - Maximize
    - Slack at the driver node

# Interconnect Optimization


---

- Example



# Interconnect Optimization


- Example



# Interconnect Optimization

- Example

- $r_{\text{wire}} = 2\Omega/\mu\text{m}$
- $c_{\text{wire}} = 0.4\text{fF}/\mu\text{m}$
- $R_{\text{OUT}} = 2\text{k}\Omega$
- $C_{\text{IN}} = 5\text{fF}$
- $D_{\text{BUF}} = 50\text{ps}$




$$\text{Delay} = 2\text{k} * (805\text{f}) + 0.4\text{k} * (765\text{f}) + 0.4\text{k} * (685\text{f}) + 0.4\text{k} * (605\text{f}) + \dots + 0.4\text{k} * (125\text{f}) + 0.4\text{k} * (45\text{f}) = 3230\text{ps}$$

# Interconnect Optimization

- Example

- $r_{\text{wire}} = 2\Omega/\mu\text{m}$
- $c_{\text{wire}} = 0.4\text{fF}/\mu\text{m}$
- $R_{\text{OUT}} = 2\text{k}\Omega$
- $C_{\text{IN}} = 5\text{fF}$
- $D_{\text{BUF}} = 50\text{ps}$

200 $\mu\text{m}$   
 $R = 400\Omega$   
 $C = 80\text{fF}$



$$\begin{aligned} \text{Delay} &= 2\text{k} * (405\text{f}) + 0.4\text{k} * (365\text{f}) + 0.4\text{k} * (285\text{f}) + 0.4\text{k} * (205\text{f}) + 0.4\text{k} * (125\text{f}) + 0.4\text{k} * (45\text{f}) \\ &\quad + 50\text{ps (buffer delay)} \\ &+ 2\text{k} * (405\text{f}) + 0.4\text{k} * (365\text{f}) + 0.4\text{k} * (285\text{f}) + 0.4\text{k} * (205\text{f}) + 0.4\text{k} * (125\text{f}) + 0.4\text{k} * (45\text{f}) \\ &= 1220\text{ps} + 50\text{ps} + 1220\text{ps} = 2490\text{ps} \end{aligned}$$

# Interconnect Optimization


- Example

- $R_{OUT} = 2k\Omega$

- $C_{IN} = 5fF$

- $D_{BUF} = 50ps$

200um  
 $R = 400\Omega$   
 $C = 80fF$



$$\begin{aligned}
 \text{Delay} &= 2k * (245f) + 0.4k * (205f) + 0.4k * (125f) + 0.4k * (45f) \\
 &\quad + 50ps \\
 &\quad + 2k * (325f) + 0.4k * (285f) + 0.4k * (205f) + 0.4k * (125f) + 0.4k * (45f) \\
 &\quad + 50ps \\
 &\quad + 2k * (245f) + 0.4k * (205f) + 0.4k * (125f) + 0.4k * (45f) \\
 &= 640ps + 50ps + 914ps + 50ps + 640ps = 2294ps
 \end{aligned}$$

# Interconnect Optimization


- Example

- $R_{OUT} = 2k\Omega$

- $C_{IN} = 5fF$


- $D_{BUF} = 50ps$

200um  
 $R = 400\Omega$   
 $C = 80fF$



# Interconnect Optimization


- Dynamic programming-based buffer insertion
  - van Ginneken algorithm





# Interconnect Optimization

- Dynamic programming-based buffer insertion
  - van Ginneken algorithm



# Interconnect Optimization


---

- Comparison of two candidates

RAT	Cap	Action
$\text{RAT}(C_1) > \text{RAT}(C_2)$	$\text{Cap}(C_1) > \text{Cap}(C_2)$	Keep both
$\text{RAT}(C_1) > \text{RAT}(C_2)$	$\text{Cap}(C_1) < \text{Cap}(C_2)$	Keep $C_1$ only
$\text{RAT}(C_1) < \text{RAT}(C_2)$	$\text{Cap}(C_1) > \text{Cap}(C_2)$	Keep $C_2$ only
$\text{RAT}(C_1) < \text{RAT}(C_2)$	$\text{Cap}(C_1) < \text{Cap}(C_2)$	Keep both


# Interconnect Optimization

- Dynamic programming-based buffer insertion
  - van Ginneken algorithm




# Interconnect Optimization

- Dynamic programming-based buffer insertion
  - van Ginneken algorithm




# Interconnect Optimization

- Dynamic programming-based buffer insertion
  - van Ginneken algorithm




# Interconnect Optimization

- Dynamic programming-based buffer insertion
  - van Ginneken algorithm



# Interconnect Optimization


- Dynamic programming-based buffer insertion
  - van Ginneken algorithm




# Interconnect Optimization

---

- How many candidates do we have at each location?




- # candidates increases linearly!






# Interconnect Optimization

- After candidate construction



# Interconnect Optimization

- Example and back-traversal for the construction of the final solution



# Interconnect Optimization

---


- Example



# Interconnect Optimization


---

- Multi-fanout nets




# Interconnect Optimization

- Multi-fanout nets



# Interconnect Optimization

- Multi-fanout nets



# Interconnect Optimization


---

- Multi-fanout nets

- (RAT, Cap) of  $(C_{1,1} + C_{2,1}) = (\text{MIN}(\text{RAT}_{1,1}, \text{RAT}_{2,1}), \text{Cap}_{1,1} + \text{Cap}_{2,1})$
- (RAT, Cap) of  $(C_{1,1} + C_{2,2}) = (\text{MIN}(\text{RAT}_{1,1}, \text{RAT}_{2,2}), \text{Cap}_{1,1} + \text{Cap}_{2,2})$
- ...

# Interconnect Optimization


- Multi-fanout nets






# Interconnect Optimization

- Multi-fanout nets



# Interconnect Optimization

- # candidates at a branch point
  - a candidates from branch 1
  - b candidates from branch 2



Branch 1

$C_{1,1} (RAT_{1,1}, Cap_{1,1})$   
 $C_{1,2} (RAT_{1,2}, Cap_{1,2})$   
...  
 $C_{1,a} (RAT_{1,a}, Cap_{1,a})$

Branch 2

$C_{2,1} (RAT_{2,1}, Cap_{2,1})$   
 $C_{2,2} (RAT_{2,2}, Cap_{2,2})$   
...  
 $C_{2,b} (RAT_{2,b}, Cap_{2,b})$

$RAT_{1,1} > RAT_{1,2} > \dots > RAT_{1,a}$   
 $Cap_{1,1} > Cap_{1,2} > \dots > Cap_{1,a}$

$RAT_{2,1} > RAT_{2,2} > \dots > RAT_{2,b}$   
 $Cap_{2,1} > Cap_{2,2} > \dots > Cap_{2,b}$

# Interconnect Optimization

- # candidates at a branch point
  - a candidates from branch 1
  - b candidates from branch 2

Four candidates survive.

Branch 1

$C_{1,1}$ (100, $Cap_{1,1}$ )
$C_{1,2}$ (80, $Cap_{1,2}$ )
$C_{1,3}$ (60, $Cap_{1,3}$ )
$C_{1,4}$ (40, $Cap_{1,4}$ )

X

Branch 2

$C_{2,1}$ (180, $Cap_{2,1}$ )
$C_{2,2}$ (160, $Cap_{2,2}$ )
$C_{2,3}$ (140, $Cap_{2,3}$ )
$C_{2,4}$ (120, $Cap_{2,4}$ )

=

$C_1$ (100, $Cap_{1,1} + Cap_{2,1}$ )
$C_2$ (100, $Cap_{1,1} + Cap_{2,2}$ )
$C_3$ (100, $Cap_{1,1} + Cap_{2,3}$ )
$C_4$ (100, $Cap_{1,1} + Cap_{2,4}$ )
$C_5$ (80, $Cap_{1,2} + Cap_{2,1}$ )
$C_6$ (80, $Cap_{1,2} + Cap_{2,2}$ )
$C_7$ (80, $Cap_{1,2} + Cap_{2,3}$ )
$C_8$ (80, $Cap_{1,2} + Cap_{2,4}$ )
$C_9$ (60, $Cap_{1,3} + Cap_{2,1}$ )
$C_{10}$ (60, $Cap_{1,3} + Cap_{2,2}$ )
$C_{11}$ (60, $Cap_{1,3} + Cap_{2,3}$ )
$C_{12}$ (60, $Cap_{1,3} + Cap_{2,4}$ )
$C_{13}$ (40, $Cap_{1,4} + Cap_{2,1}$ )
$C_{14}$ (40, $Cap_{1,4} + Cap_{2,2}$ )
$C_{15}$ (40, $Cap_{1,4} + Cap_{2,3}$ )
$C_{16}$ (40, $Cap_{1,4} + Cap_{2,4}$ )

$C_4$  (100,  $Cap_{1,1} + Cap_{2,4}$ )

$C_8$  (80,  $Cap_{1,2} + Cap_{2,4}$ )

$C_{12}$  (60,  $Cap_{1,3} + Cap_{2,4}$ )

$C_{16}$  (40,  $Cap_{1,4} + Cap_{2,4}$ )


Formula  
 $RAT' = \text{MIN}(RAT_1, RAT_2)$   
 $Cap' = Cap_1 + Cap_2$

$Cap_{1,1} > Cap_{1,2} > \dots > Cap_{1,a}$

# Interconnect Optimization


- # candidates at a branch point
  - a candidates from branch 1
  - b candidates from branch 2

Seven candidates survive.




# Interconnect Optimization

- # candidates at a branch point ( $\max. a + b - 1$ )
  - RAT



# Interconnect Optimization

- # candidates:  $O(n)$  where  $n$  is # bufferable locations



# Interconnect Optimization

---

- This page is left blank intentionally.

# Interconnect Optimization

---


- Problem definition for buffer insertion with **different buffer types**
  - Given
    - An RC tree or a routing topology
    - Characteristics ( $R_{OUT}$ ) of the driver node
    - Characteristics ( $C_{LOAD}$ ) of the sink nodes
    - **Characteristics ( $R_{OUT}$  and  $C_{IN}$ ) of each buffer type**
    - Characteristics ( $r_{wire}$  and  $c_{wire}$ ) of the wires
    - Timing constraints (RAT at each sink node)
    - Bufferable locations
  - Maximize
    - Slack at the driver node



# Interconnect Optimization

---

- Example



# Interconnect Optimization


---

- Handling multiple buffer types can be done in the same way.
- The complexity goes up.

# Interconnect Optimization

---


- Dynamic programming-based buffer insertion
  - van Ginneken algorithm



# Interconnect Optimization

---


- Dynamic programming-based buffer insertion
  - van Ginneken algorithm



# Interconnect Optimization

---

- Dynamic programming-based buffer insertion
  - van Ginneken algorithm



# Interconnect Optimization

---

- # candidates (B is # buffer types)
  - 1<sup>st</sup> position
    - B+1 (un-buffered,  $b_1, \dots, b_B$ )
  - 2<sup>nd</sup> position
    - $(B+1)*(B+1) - B*B = 2B+1$
  - 3<sup>rd</sup> position
    - $(2B+1)*(B+1) - (2B)*B = 3B+1$
  - 4<sup>th</sup> position
    - $(3B+1)*(B+1) - (3B)*B = 4B+1$
  - ...
  
- # candidates:  $O(B)$


# Interconnect Optimization

---

- This page is left blank intentionally.

# Interconnect Optimization


- More issues – Over-optimization
  - DP is for each net.





# Interconnect Optimization

- More issues – Over-optimization
  - DP is for each net.




# Interconnect Optimization

---

- More issues – Over-optimization
  - DP **maximizes the RAT** at the source node.
  - i.e., DP **minimizes the delay** from the source to the worst sink.
  - Problems when the timing conditions of the sinks are unbalanced.

# Interconnect Optimization

- Unbalanced sinks



# Interconnect Optimization

- Unbalanced sinks

