

---

# **EE434**

# **ASIC & Digital Systems**

Spring 2015  
Dae Hyun Kim  
daehyun@eecs.wsu.edu

# Problems

---

- CMOS gates, PTL, ...
- DC/Switching characteristics
- Schematic analysis
- Transistor sizing
- Layout analysis
- Interconnect analysis
- Buffer insertion
- Timing analysis
- High-speed adder
- Testing