EE434 ASIC & Digital Systems

Project

Design of a High-Speed Low-Power 32-Bit Adder

Spring 2015 Dae Hyun Kim daehyun@eecs.wsu.edu

Encounter

- Use VKSA32_fm to design a high-speed Kogge-Stone adder.
- Initial core utilization: 0.5~0.6
- Core-to-I/O distance: 5um
- Skip CTS & post-CTS optimization (because this is a combinational logic).
- Skip Fill insertion.
- Save the final design (use "saveDesign", e.g., "saveDesign my_postroute_opt.enc).

Encounter to GDSII

- Use the following command in Encounter.
 - streamOut <gds_file_name> -mapFile ng45nm.map libName <lib_name> -structureName VKSA32 dieAreaAsBoundary -units 2000 -mode ALL
 - gds_file_name: you can decide it. (e.g., my_ksa_final.gds)
 - ng45nm.map is included in the project zip file.
 - lib_name: you can decide it.
 - This name should be the same as your library name in Virtuoso.

Encounter to Verilog

- Get the final verilog file.
 - Suppose you save your final design into my_postroute_opt.enc.
 - Then, it will automatically create a directory (my_postroute_opt.enc.dat).
 - See the contents of the directory. There is a zipped verilog netlist.
 - Ex) VKSA32.v.gz
 - Copy this into your working directory.
 - Ex) cp my_postroute_opt.enc.dat/VKSA32.v.gz .
 - Unzip it.
 - Ex) gunzip VKSA32.v.gz
 - Then, you will get VKSA32.v, which is the final verilog file.

Verilog to SPICE

- Source calibre.sh in lab1.tar.gz.
- Run the following command:
 - v2lvs -v <verilog> -l <library> -o <output>
 - verilog: Your verilog netlist (e.g., VKSA32.v)
 - library: netlist library (use NangateOpenCellLibrary.v included in proj.tar.gz).
 - output: output file.
 - Ex) v2lvs –v VKSA32.v –l NangateOpenCellLibrary.v –o VKSA32.sp

- Use tech_ng45nm.tf to create a library.
 - Note that the name of the library you create should be the same as the library name you specified in the GDSII export command.
- Import a 45nm standard cell library into your library.
 - In CIW, click File \rightarrow Import \rightarrow Stream.
 - Choose ng45nm_std_cell.gds in the Stream File text box.
 - Choose your library in the Library text box.
 - Then, click OK. This will import all the cells in the gds file.

🔀 Virtuoso (R) XStream In		_ 🗆 🗙
		1
Stream File	ng45nm_std_cells.gds	
Library	ng45nm_proj1	
Top Level Cell		
Attach Technology Library		
Load ASCII Tech File		
c 🗖 Cenerate Technology Ir	Aformation From Stream File	
Stream Tech File		***
Show Options	Save Template Load Template	
Number of Threads 1	A	
🔲 Stream In to Virtual Memor	~y	
☑ Show Completion Message Bo	Translate Cancel Apply Reset All Fields	Help

- Then, import your 32-bit adder gdsii into the same library.
- So, you will see all the standard cells and your adder in the library.
- Open VKSA32 to see the layout.

- Let's double check whether you can run LVS.
- Export your library into a gds file.
 - Leave "Top Level Cell(s)" blank. Then, it will export all the cells into a single gds file.

🗙 Virtuoso (R) XStream	Out		<u>- 🗆 x</u>
Stream File Technology Library	out.gds		
Library Top Level Cell(s)	ng45nm_proj1		
View(s)			
	ptions	Load Template	
Stream Out From V	irtual Memory		
🗹 Show Completion Me	essage Box	Translate Cancel Apply Reset All Fields	Help

- Run LVS.
- For the layout, choose the gds you just exported.
- The name of the top-level cell should be VKSA32.
- For the source, choose the SPICE netlist you made from the final verilog file.
- However, you have to add the netlists of all the standard cells into your SPICE netlist.
- So, open the SPICE netlist and add the following line into the netlist.
 - .include NangateOpenCellLibrary.spi

- The following shows my netlist.
 - Note that the first line in a SPICE netlist is always a comment.

\$ Spice netlist generated by v2lvs \$ v2013.2_18.13 Thu May 16 11:29:55 PDT 2013
<pre>.include NangateOpenCellLibrary.spi</pre>
.SUBCKT VKSA32 iA[81] iA[80] iA[29] iA[28] iA[27] iA[26] iA[25] iA[24] iA[28]
+ $iA[11]$ $iA[12]$
+ $B[26] B[16] B[16] B[17] B[17] B[16] B[16] B[16] B[14] B[14] B[12] B[12] B[11] B[10]$
+ 18[0] 18[0] 18[0] 18[0] 18[0] 18[0] 18[0] 18[0] 18[0] 18[0] 18[0] 18[0] 1010 05[32] + 05[31] 05[30] 05[29] 05[28] 05[27] 05[26] 05[25] 05[24] 05[23] 05[22] 05[21]
+ oS[20] oS[19] oS[10] oS[17] oS[16] oS[15] oS[14] oS[13] oS[12] oS[11] oS[10] + oS[9] oS[8] oS[8] oS[8] oS[6] oS[8] oS[8] oS[8] oS[8] oS[8] oS[8]
XFE_0CPC1_np_L0_b10_BUF_X1 \$PINS Z=FE_0CPN1_np_L0_b10_A=np_L0_b10 XFE_RC_226_0_0AI22_X2 \$PINS_ZN=np_L0_b7_B2=FE_RN_11_0_B1=iB[7]_A2=iA[7]
<pre>+ A1=FE_RN_10_0 XFE_RC_225_0 0AI22_X1 \$PINS ZN=np_L0_b11 B2=FE_RN_47_0 B1=iB[11] A2=iA[11]</pre>
<pre>+ A1=FE_RN_46_0 XFE_RC_224_0_0AI22_X2 \$PINS_ZN=np_L0_b8_B2=FE_RN_60_0_B1=iB[8]_A2=iA[8]</pre>
+ A1=FE_RN_59_0 XFE OCPC0 np L0 b11 BUF X1 SPINS Z=FE OCPN0 np L0 b11 A=np L0 b11
XFE_RC_222_0_0R2_X2 \$PINS_ZN=FE_RN_154_0_A2=U_L5_b18/n1_A1=U_L4_b18/n1_ XFE_RC_221_0_0R2_X4 \$PINS_ZN=ng_L5_b18_A2=FE_RN_154_0_A1=ng_L3_b18_
XFE_RC_220_0 0AI22_X2 \$PINS ZN=np_L0_b10 B2=FE_RN_80_0 B1=iB[10] A2=iA[10] + A1=FE_RN_79_0
XFE_RC_219_0 OAI22_X2 \$PINS ZN=np_L0_b9 B2=FE_RN_19_0 B1=iB[9] A2=iA[9]

- Run PEX to extract RC.
- As you know, this will generate three SPICE netlist files, but one of them is the top-most netlist file.

Design and Test

- Create a SPICE netlist to test it.
 - Instantiate the adder.
 - Add input signals.
 - Simulate and test it (just to see whether the netlists work correctly).

Design and Test

• The following shows my netlist to test it.



Design and Test

- Now, add a PMOS and an NMOS transistors in the SPICE netlist.
- Size the PMOS and NMOS transistors.
 - Do not violate the timing constraint.
 - Minimize the size of the transistors.

- Once the simulation is done, open your VKSA32 layout in Virtuoso and draw a PMOS and an NMOS transistors in the layout.
- Run LVS and PEX. (Do not run DRC).
- Re-simulate the PEX SPICE netlist.