## EE434

## ASIC and Digital Systems

## Final Exam

May 5, 2016. (1pm - 3pm)
Instructor: Dae Hyun Kim (daehyun@eecs.wsu.edu)

## Name:

## WSU ID:

| Problem | Points |  |
| :---: | :---: | :--- |
| 1 | 10 |  |
| 2 | 10 |  |
| 3 | 10 |  |
| 4 | 10 |  |
| 5 | 10 |  |
| 6 | 10 |  |
| 7 | 10 |  |
| 8 | 10 |  |
| Total | 80 |  |

* Allowed: Textbooks, cheat sheets, class notes, notebooks, calculators, watches
* Not allowed: Electronic devices (smart phones, tablet PCs, laptops, etc.) except calculators and watches


## Problem \#1 (Layout + Testing, 10 points)

The following layout consists of six primary inputs (A, B, C, D, E, F) and a primary output (Out). n1 is an internal node. Find all input vectors that can detect a stuck-at-0 fault at node n1.


$$
\begin{gathered}
\text { Out }=\overline{A B C+\overline{D+E+F}}=\overline{A B C} \cdot(D+E+F) \\
\text { Out }_{f}=D+E+F \\
\text { Out } \oplus \text { Out }_{f}=1 \rightarrow A B C=1, D+E+F=1
\end{gathered}
$$

$\rightarrow A B C D E F=111001,111010,111011,111100,111101,111110,111111$

## Problem \#2 (Testing, 10 points)

A combinational logic has $n$ inputs $\left(x_{1}, x_{2}, \ldots, x_{n}\right)$ and an output $(Z) . Z$ is a Boolean function of the inputs, $Z=g\left(x_{1}, \ldots, x_{n}, \overline{x_{1}}, \ldots, \overline{x_{n}}, A N D, O R\right)$. To find input vectors that can detect a stuck-at-v fault $f$ at a node, we compute $Z_{f}$ by setting the value of the node to $v$ and solving $Z \oplus Z_{f}=1$. Let $T_{1}$ be a set of all input vectors that detect fault $f_{1}$ and $T_{2}$ be a set of all input vectors that detect fault $f_{2}\left(f_{1} \neq f_{2}\right)$. Prove that if $Z_{f 1} \neq Z_{f 2}, T_{1}$ cannot be equal to $T_{2}$.
(Example: A three-input AND gate has three inputs $a, b, c$ and an output $Z$. Let $f_{1}$ be a stuck-at-0 fault at input $a$ and $f_{2}$ be a stuck-at-1 fault at input $b$. Then, $Z=a \cdot b \cdot c, Z_{f 1}=$ $0, Z_{f 2}=a \cdot c\left(Z_{f 1} \neq Z_{f 2}\right)$. In this case, $T_{1}=\{111\}$ and $T_{2}=\{101\}$, so $\left.T_{1} \neq T_{2}.\right)$

First, we prove that if $Z_{f 1}=Z_{f 2}, T_{1}=T_{2}$.
We get $T_{1}$ from $Z \oplus Z_{f 1}=1$ and $T_{2}$ from $Z \oplus Z_{f 2}=1$. Thus, if $Z_{f 1}=Z_{f 2}, T_{1}=T_{2}$.

Now, suppose there exists a case where $T_{1}=T_{2}$ when $Z_{f 1} \neq Z_{f 2}$ (i.e., if $Z_{f 1} \neq Z_{f 2}$, then $T_{1}=T_{2}$ ). The contrapositive of this statement is "If $T_{1} \neq T_{2}$, then $Z_{f 1}=Z_{f 2}$ ". However, this is a contradiction because if $Z_{f 1}=Z_{f 2}$, then $T_{1}=T_{2}$ by the proof shown above. Thus, the original statement "if $Z_{f 1} \neq Z_{f 2}$, then $T_{1}=T_{2}$ " is also false, i.e., if $Z_{f 1} \neq Z_{f 2}, T_{1}$ cannot be equal to $T_{2}$.

## Problem \#3 (Timing Analysis, 10 points).

- Setup time of the F/Fs: $T_{\mathrm{s}}$
- Hold time of the F/Fs: $T_{\mathrm{h}}$
- D-F/F internal delay: $T_{\mathrm{CQ}}$
- Clock skew: $T_{\text {skew }}=$ delay from the clock source to D-FF2 - delay from the clock source to D-FF1
- Logic delay: $T_{\text {logic }}$
- Clock period: $T_{\text {CLK }}$

- Buffer delay: $T_{\mathrm{b}}$

There are five buffers between the clock source and the clock pin of D-FF1 (and D-FF2) as shown in the figure. Ideally, the following inequalities should be satisfied:

- Setup time: $T_{\mathrm{s}} \leq T_{\text {CLK }}+T_{\text {skew }}-T_{\text {logic }}-T_{\mathrm{CQ}}$
- Hold time: $T_{\mathrm{h}} \leq T_{\mathrm{CQ}}+T_{\text {logic }}-T_{\text {skew }}$

However, there exist uncertainties such as delay variations due to temperature, so we should incorporate those uncertainties (variations) into the setup and hold time inequalities. The followings show the variation sources we are going to consider:

- $T_{\mathrm{b}} \rightarrow T_{\mathrm{b}} \pm \delta_{b}$
- $T_{\mathrm{CQ}} \rightarrow T_{\mathrm{CQ}} \pm \delta_{C Q}$
- $T_{\text {logic }} \rightarrow T_{\text {logic }} \pm \delta_{\text {logic }}$
- Clock jitter: $\pm \delta_{C L K}$


Derive a new setup time and a new hold time constraints (inequalities) that should be satisfied under the variations.

Setup time constraint:
Suppose the first clock leaves the clock source at time 0 and the second clock leaves at time $T_{C L K}$ ideally. Then, the minimum arrival time of the second clock at DFF2 is $T_{C L K}-\delta_{C L K}+5 T_{b}-5 \delta_{b}$ and the maximum arrival time of the first clock at DFF1 is $\delta_{C L K}+5 T_{b}+5 \delta_{b}$, so the minimum skew is $-2 \delta_{C L K}-10 \delta_{b}$. The maximum logic+CQ delay is $T_{\text {logic }}+\delta_{\text {logic }}+T_{C Q}+\delta_{C Q}$. Thus, the new setup time constraint is

$$
T_{s} \leq T_{C L K}-2 \delta_{C L K}-10 \delta_{b}-\left(T_{\text {logic }}+\delta_{\text {logic }}+T_{C Q}+\delta_{C Q}\right)
$$

Hold time constraint:
The minimum arrival time of the first clock at DFF1 is $-\delta_{C L K}+5 T_{b}-5 \delta_{b}$ and the maximum arrival time of the first clock at DFF2 is $\delta_{C L K}+5 T_{b}+5 \delta_{b}$, so the maximum skew is $2 \delta_{C L K}+10 \delta_{b}$. The minimum logic +CQ delay is $T_{\text {logic }}+\delta_{\text {logic }}-T_{C Q}-\delta_{C Q}$. Thus, the new hold time constraint is

$$
T_{h} \leq\left(T_{\text {logic }}-\delta_{\text {logic }}+T_{C Q}-\delta_{C Q}\right)-\left(2 \delta_{C L K}+10 \delta_{b}\right)
$$

## Problem \#4 (Interconnect Optimization, 10 points)



A buffer is composed of two inverters, so it consumes more power than an inverter. Thus, we can insert inverters instead of buffers to optimize a net while minimizing power consumption. However, only an even number of inverters can be inserted (if the inverter count is odd, there will be signal inversion).

In the above figure, the driver, the sink, and the inserted inverters have the same input capacitance ( $C_{1}$ ) and output resistance ( $R_{1}$ ), so the inserted inverters should be evenly distributed between the source and the sink. Now, suppose the optimal number of inverters we find is $k$ where $k$ is odd. Since $k$ is odd, we have to insert either $k-1$ or $k+1$ inverters. Which will lead to a better result (shorter delay)? $k-1$ or $k+1$ ? Show all the details about your answer.

- Net length: L (um)
- Inverter output resistance and input capacitance: $R_{1}, C_{1}$
- Unit wire resistance and capacitance: $r, c$
- Inverter delay: $d$

Suppose we insert $p-1$ inverters and evenly distribute them. Then, the delay will be

$$
\begin{gathered}
\quad \tau(p-1)=p \cdot\left\{R_{1}\left(\frac{c L}{p}+C_{1}\right)+\frac{r L}{p} C_{1}+0.5 r c\left(\frac{L}{p}\right)^{2}\right\}+(p-1) \cdot d \\
=R_{1} c L+r L C_{1}-d+p R_{1} C_{1}+p d+\frac{0.5 r c L^{2}}{p}=\alpha+p\left(R_{1} C_{1}+d\right)+\frac{0.5 r c L^{2}}{p}
\end{gathered}
$$

( $\alpha$ is a constant)
If we insert $k-1$ inverters, the delay becomes

$$
\tau(k-1)=\alpha+k\left(R_{1} C_{1}+d\right)+\frac{0.5 r c L^{2}}{k}
$$

and if we insert $k+1$ inverters, the delay becomes

$$
\tau(k+1)=\alpha+(k+2)\left(R_{1} C_{1}+d\right)+\frac{0.5 r c L^{2}}{k+2}
$$

Thus, $\Delta=\tau(k+1)-\tau(k-1)=2\left(R_{1} C_{1}+d\right)+0.5 r c L^{2}\left(\frac{1}{k+2}-\frac{1}{k}\right)$

$$
=2\left(R_{1} C_{1}+d\right)-\frac{2 r c L^{2}}{k^{2}+2 k}
$$

$$
\Delta>0 \rightarrow k>-1+\sqrt{1+\frac{r c L^{2}}{\left(R_{1} C_{1}+d\right)}}
$$

Thus, if $k>-1+\sqrt{1+\frac{r c L^{2}}{\left(R_{1} C_{1}+d\right)}}$, inserting $k-1$ inverters is better.
If $k<-1+\sqrt{1+\frac{r c L^{2}}{\left(R_{1} C_{1}+d\right)}}$, inserting $k+1$ inverters is better.

## Problem \#5 (Interconnect Optimization, 10 points).



Two nets are routed as shown above. The coupling capacitance between them is $C_{c}$. You are supposed to insert buffers into the nets identically as shown above. All the drivers, sinks, and buffers are of the same type. The following list shows all the parameters and variables you should use:

- Output resistance: $R$
- Input capacitance: $C$
- Total length: $L$ (um)
- Unit wire resistance: $r_{w} / u m$
- Unit wire capacitance: $c_{w} / u m$
- Unit coupling capacitance: $c_{c} / u m$
- Buffer delay: $d$

Insert buffers into the nets optimally, i.e., find the number of buffers to insert and their locations to minimize the delay of the nets.

In the worst case (i.e., the signal pattern of Source 1 is $0101 \ldots$ and that of Source 2 is $1010 \ldots)$, the total capacitance of a segment whose length is $k(u m)$ is $k\left(c_{w}+2 c_{c}\right)$. Suppose we insert $p-1$ buffers and the length of the $m$-th segment is $s_{m}$. Then, the total delay is

$$
\begin{gathered}
\tau=(p-1) \cdot d+\sum_{i=1}^{p}\left[R \cdot\left\{s_{i} \cdot\left(c_{w}+2 c_{c}\right)+C\right\}+s_{i} \cdot r_{w} \cdot C+0.5 r_{w}\left(c_{w}+2 c_{c}\right) s_{i}^{2}\right] \\
=(p-1) \cdot d+R \cdot\left(c_{w}+2 c_{c}\right) \cdot L+p R C+r_{w} \cdot L \cdot C+0.5 r_{w}\left(c_{w}+2 c_{c}\right) \cdot\left(s_{1}^{2}+\cdots+s_{p}^{2}\right) \\
\frac{\partial \tau}{\partial s_{i}}=0.5 r_{w}\left(c_{w}+2 c_{c}\right)\left\{2 s_{i}-2 s_{p}\right\}=0 \rightarrow s_{1}=s_{2}=\cdots=s_{p}
\end{gathered}
$$

$$
\begin{gathered}
\therefore \tau=(p-1) \cdot d+R \cdot\left(c_{w}+2 c_{c}\right) \cdot L+p R C+r_{w} \cdot L \cdot C+0.5 r_{w}\left(c_{w}+2 c_{c}\right) \cdot \frac{L^{2}}{p} \\
\frac{d \tau}{d p}=d+R C-\frac{r_{w}\left(c_{w}+2 c_{c}\right) L^{2}}{2 p^{2}}=0 \rightarrow p=\sqrt{\frac{r_{w}\left(c_{w}+2 c_{c}\right) L^{2}}{2(R C+d)}} \\
\therefore \# \text { buffers }=\sqrt{\frac{r_{w}\left(c_{w}+2 c_{c}\right) L^{2}}{2(R C+d)}}-1
\end{gathered}
$$

(and we evenly distribute the buffers).

## Problem \#6 (Interconnect Optimization, 10 points).



Two nets (net 1 and net 2) are coupled as shown above and you are supposed to insert a repeater (inverter or buffer) into each of the designated locations (L1 ~ L6). For instance, the following figure shows a repeater insertion solution (its delay and area are $12 d$ and $20 S$, respectively):


The following list shows the parameters used in this problem:

- Area of an inverter: $S$
- Area of a buffer: $2 S$
- Delay of a net segment whose total capacitance is $C_{g}: d$
- Delay of a net segment whose total capacitance is $C_{g}+C_{c}: 1.5 d$
- Delay of a net segment whose total capacitance is $C_{g}+2 C_{c}: 2 d$
- Input pattern of net 1: 010101...
- Input pattern of net 2: 101010...
- Signal inversion at the sinks is not allowed.

The goal is to optimally insert repeaters to minimize the sum of the delay values of the nets. However, you should also minimize the total area. Find an optimal solution that minimizes the sum of the delay values and the total area. Notice that minimizing the total delay has a higher priority. Thus, if there exists only one solution that minimizes the total delay, find it. If there exist multiple solutions that minimize the total delay, find the smallest-area solution among them.

Let the k-th repeater of net 1 be $R_{1, k}$ and the k-th repeater of net 2 be $R_{2, k}$.
Minimization of the sum of the delays requires aligning the polarities of the signals. Thus, let $R_{1,1}$ be an inverter and $R_{2,1}$ be a buffer. Then, the signals are aligned after the first repeater. Now, we insert inverters after them to reduce the total area, i.e., $R_{1,2}, R_{1,3}, R_{1,4}, R_{1,5}, R_{2,2}, R_{2,3}, R_{2,4}, R_{2,5}$ are inverters. To satisfy the signal inversion constraint, $R_{1,6}$ should be an inverter and $R_{2,6}$ should be a buffer. Then, the sum of the delays of net 1 is $2 d+5 * d+2 d=9 d$ and the total delay is $14 S$.

## Problem \#7 (CMOS Gates, 10 points).



What does the above circuit do? Describe the function of the circuit in as much detail as possible (A, B, C: input, Out: output).

If $C=0$, the output is floating (tri-state).
Suppose $C=1$. If $B=0$, input $A$ is blocked and $C$ holds the last value of input $A$.
If $C=1$ and $B=1$, input $A$ is transferred to the output.
Thus, this is a tri-state active-low D latch.

## Problem \#8 (Adder, 10 points).

Draw a gate-level schematic of a four-bit conditional sum adder (use full adders and muxes). Input: A[3:0], B[3:0], CI. Output: S[3:0], CO.


