## Homework Assignment 1 (Due 4pm, Jan. 17<sup>th</sup>, email to daehyun@eecs.wsu.edu)

- (1) [Design Compiler, 20 points] If you have not set up your Linux account, go to the IT help desk (on the 3<sup>rd</sup> floor of Sloan) and create an account. Then, log in to your Linux account (see the *tutorial\_linux.pdf* in the "Lab" directory in the class website) and create a directory for this homework. Download the following file to the directory.
  - http://eecs.wsu.edu/~ee434/Homework/hw01.zip

You can use the following command to download it into the directory.

• wget eecs.wsu.edu/~ee434/Homework/hw01.zip

Unzip it.

• Unzip hw01.zip

Source the two sh files as follows:

- source ictools\_generic.sh
- source synopsys.sh

Then, run design compiler (DC) as follows:

- design\_vision –output\_log\_file "your\_id#.log"
- (for example, design\_vision -output\_log\_file 012345678.log)

You will see the main GUI window of DC.



If you don't see this window, you didn't properly set up the GUI environment. See tutorial\_linux.pdf or just go to EME205 and use a Linux desktop in the lab. Now, go back to your terminal. You will see a prompt as follows:



Type "source a.tcl" and enter. It will load a.tcl and execute the commands in the file.

	ELAPSED TIME	ÅREÅ	WORST NEG SLACK	SETUP	DESIGN RULE COST	ENDPOINT					
	0:00:01	5.1	0.00	0.0	0.0						
	0:00:01	5.1	0.00	0.0	0.0						
	0:00:01	5.1	0.00	0.0	0.0						
	0:00:01	5.1	0.00	0.0	0.0						
	0:00:01	5.1	0.00	0.0	0.0						
	0:00:01	5.1	0.00	0.0	0.0						
	0:00:01	5.1	0.00	0.0	0.0						
	0:00:01	5.1	0.00	0.0	0.0						
	0:00:01	5.1	0.00	0.0	0.0						
	0:00:01	5.1	0.00	0.0	0.0						
	0:00:01	5.1	0.00	. 0.0	. 0.0						
Loading db file '/net/fs/daehyun/pvt/course/2018_Spring/hw01/ng45.db'											
Not	te: Symbol	# ofter a	n veloh mim	net moone	hatemitaa	hold TNS across all active scenarios	-				
110	Ce: 000001	# arcer :	min acido c		escimacea		2				
1	Optimization Complete										
Writing verilog file '/net/fs/daehyun/pvt/course/2018_Spring/hw01/and10_syn.v'.											
degign vigions											

You've just synthesized a 10-input AND gate.

Go to the GUI window and click "Vand10", which is the name of the 10-input AND gate.

E D	Besign Vision - TopLevel.1 (Vand10) - [Hier.1]													
₽ <u>E</u> E	ile <u>E</u> dit	<u>V</u> iew	<u>S</u> elect	<u>H</u> ighlight	Lįst	<u>H</u> ierarchy	<u>D</u> esign	<u>A</u> ttributes	S <u>c</u> hematic	Timing	<u>T</u> est	<u>P</u> ower	Analy <u>z</u> eRTL	<u>W</u> indov
	] 🗳 📮 😂 📴 🗍 📵 ② 👰 ④ @ 🖸 ] 🛎 🍨   🔤 🗃 🖼 📓 🔺 📰 📰 📰 🔛 🔢 🛛 [Vand10 🔽 ] ⊙ ⊙													
	Logical	Hierarc	hv	Cells (H	Cells (Hierarchical)									
9	Ľ₽=	=> Van	d10	Cell Na	me	Ref Nam	e	Cell Path	Dont To	uch				
٩														
⊕_														
Θ														
9														

If you click it, it will be highlighted with a blue rectangle.

In the main menu, click "Schematic" and "New Schematic View". You will see something like this:



Double-click the Vand10 rectangle and you will see a schematic (netlist, connections of gates). Screen-capture the schematic.

Exit DC by typing "exit". You will see the log file "your\_id#.log" in your directory.

[**Submit**] Zip the log file and the schematic image file into "hw01\_your\_id#.zip" (e.g., hw01\_012345678.zip) and submit it by email.