



(4) [AC Analysis, 10 points, use the 3-input NAND gate schematic in Problem 3]

Assume that $V_1(t)$ and $V_2(t)$ are 0V before the inputs switch. Compute the Elmore delay to estimate the rise delay at the output node when the input ABC switches from 111 to 010.