## Homework Assignment 2 <br> (Due 4:15pm, Sep. 12) <br> Submission: Email to daehyun@eecs.wsu.edu

(1) [Static CMOS, 20 points] Draw a transistor-level schematic for the following Boolean function (Available input: A, B, C). $F=\overline{A+B \cdot C}$. \# TRs should be 6 .

(2) [SPICE, 20 points] Use HSpice to simulate the design. Use 45 nm for the transistor length, 150 nm for the width of the NFETs, and 225 nm for the width of the PFETs. Output load cap: 10 fF . Create an input waveform and simulate it. Use the following bitstream for the input. $\mathrm{ABC}=(000) \rightarrow(100) \rightarrow(000) \rightarrow(011) \rightarrow(000) \rightarrow(111) \rightarrow$ (000). Submit a screenshot of the input and output waveforms.

