

*EE 466/586*  
*VLSI Design*

**Partha Pande**  
**School of EECS**  
**Washington State University**  
**pande@eecs.wsu.edu**

## ***Lecture 23***

# **Arithmetic circuits (Cont'd)**

# *The Binary Multiplication*

$$\begin{aligned} \mathbf{Z} &= \mathbf{\ddot{X}} \times \mathbf{Y} = \sum_{\mathbf{k}=\mathbf{0}}^{\mathbf{M}+\mathbf{N}-\mathbf{1}} \mathbf{Z}_{\mathbf{k}} 2^{\mathbf{k}} \\ &= \left( \sum_{\mathbf{i}=\mathbf{0}}^{\mathbf{M}-\mathbf{1}} \mathbf{X}_{\mathbf{i}} 2^{\mathbf{i}} \right) \left( \sum_{\mathbf{j}=\mathbf{0}}^{\mathbf{N}-\mathbf{1}} \mathbf{Y}_{\mathbf{j}} 2^{\mathbf{j}} \right) \\ &= \sum_{\mathbf{i}=\mathbf{0}}^{\mathbf{M}-\mathbf{1}} \left( \sum_{\mathbf{j}=\mathbf{0}}^{\mathbf{N}-\mathbf{1}} \mathbf{X}_{\mathbf{i}} \mathbf{Y}_{\mathbf{j}} 2^{\mathbf{i}+\mathbf{j}} \right) \\ &\quad \text{with} \end{aligned}$$

$$\mathbf{X} = \sum_{\mathbf{i}=\mathbf{0}}^{\mathbf{M}-\mathbf{1}} \mathbf{X}_{\mathbf{i}} 2^{\mathbf{i}}$$

$$\mathbf{Y} = \sum_{\mathbf{j}=\mathbf{0}}^{\mathbf{N}-\mathbf{1}} \mathbf{Y}_{\mathbf{j}} 2^{\mathbf{j}}$$


# *The Binary Multiplication*

				1	0	1	0	1	0		Multiplicand		
x						1	0	1	1		Multiplier		
<hr/>													
				1	0	1	0	1	0		} Partial products		
						1	0	1	0	1		0	
				0	0	0	0	0	0	0			
+				1	0	1	0	1	0				
<hr/>													
				1	1	1	0	0	1	1	1	0	Result

# *Partial-Product Generation*


- ❑ Partial products result from the logical AND of multiplicand  $X$  with a multiplier bit  $Y_i$
- ❑ Each row in the partial-product array is either a copy of the multiplicand or a row of zeros.
- ❑ Partial-product array has many zero rows that have no impact on the result.

# The Array Multiplier



# The $M \times N$ Array Multiplier

## — Critical Path




$$t_{mult} \approx [(M-1) + (N-2)]t_{carry} + (N-1)t_{sum} + (N-1)t_{and}$$

# *Carry-Save Multiplier*

- ❑ Multiplication result does not change when the output carry bits are passed diagonally downwards instead of only to the right.
- ❑ Include an extra adder called a vector-merging adder to generate the final results




# Carry-Save Multiplier



Vector Merging Adder


$$t_{mult} = (N-1)t_{carry} + (N-1)t_{and} + t_{merge}$$

# Multiplier Floorplan




# Wallace-Tree Multiplier

Partial products




(a)

First stage




(b)

Second stage




(c)

Final adder





(d)


# Wallace-Tree Multiplier




# Wallace-Tree Multiplier



# The Binary Shifter



# The Barrel Shifter




**Area Dominated by Wiring**

# *The Barrel Shifter*

- ❑ Number of rows equals the word length of the data
- ❑ Number of columns equals to the maximum shift width
- ❑ The control wires are routed diagonally through the array



# Full Datapath



# Datapath With Control

