A 0.8–2 GHz Fully-Integrated QPLL-Timed Direct-RF-Sampling Bandpass $\Sigma\Delta$ ADC in 0.13 $\mu$m CMOS

Subhanshu Gupta, Member, IEEE, Daibashish Gangopadhyay, Member, IEEE, Hasnain Lakdawala, Member, IEEE, Jacques C. Rudell, Senior Member, IEEE, and David J. Allstot, Fellow, IEEE

Abstract—A reconfigurable bandpass continuous-time $\Sigma\Delta$ RF ADC tunable over the 0.8–2 GHz frequency range is presented. System- and circuit-level innovations provide low power consumption and reduced circuit complexity. The proposed architecture operates in both the first- and second-Nyquist zones to enable a wide tuning range from a fixed sampling frequency of 3.2 GHz. A fully-integrated on-chip quadrature phase-locked loop (QPLL) allows quadrature phase synchronization between a raised-cosine DAC and a quantizer. Implemented in 0.13 $\mu$m CMOS the fully-integrated prototype achieves SNDR values of 50 dB, 46 dB, and 40 dB over a 1 MHz bandwidth at 796.5 MHz, 1.001 GHz and 1.924 GHz carrier frequencies, respectively, with a total power consumption of 41 mW. The measured phase noise of the QPLL is $-113$ dBc/Hz at an offset frequency of 1 MHz and the reference spur is $-74.5$ dBc. The RMS period jitter is 1.38 ps at 3.2 GHz.

Index Terms—Charge pump, direct-RF sigma-delta ADC, direct sampling RF, finite-impulse response DAC, harmonic-rejection injection-locked oscillator, integer-N phase-locked loop, narrowband programmable LNA, reconfigurable, reference spur, SDR.

I. INTRODUCTION

ANY wireless standards are used to meet the increasing demands for high bandwidth, low power, compact form factor and cost in a single-chip solution. Thus, there is a need for reconfigurable fully-integrated wireless front-ends [1]. Previous research has explored the programmability of different receiver architectures including homodyne or direct-conversion, integrated heterodyne and low-IF systems [2]–[5]. However, the bandwidth, dynamic range and power consumption associated with the analog-to-digital converter (ADC) limit the level of integration. Implementing multiple standards in a single RF receive path as envisioned in a Cognitive or Software-Defined Radio (SDR) requires programmability and flexibility [6], which usually are achieved more efficiently in the digital domain. The key enabling feature of multi-standard receivers is the ability to digitize the signal as close to the antenna as possible. A programmable ADC that performs direct sampling at RF is presented in this paper.

A tunable bandpass $\Sigma\Delta$ modulator in which a digital receiver follows the antenna, bandpass filter, low-noise amplifier (LNA) and RF ADC (Fig. 1) facilitates the programmability of both bandwidth and dynamic range. A brief overview of RF ADCs with emphasis on continuous-time $\Sigma\Delta$ ADCs is given in Section II. Section III details a design methodology for the bandpass $\Sigma\Delta$ ADC and Section IV considers circuit topologies and design challenges. Measurement results are presented in Section V.

II. BACKGROUND

A software-defined radio requires a high-performance ADC which operates in excess of 1 GHz with a large dynamic range, to digitize the RF signal immediately after the front-end LNA. Recent SDR architectures are classified broadly according to the location of the sampler (Fig. 2):

(a) direct-conversion/low intermediate frequency (DCR-low-IF) [3];
(b) discrete-time bandpass charge-sampling (DT-BP-CS) [4];
(c) continuous-time bandpass sigma-delta (CT-BP-$\Sigma\Delta$) [13].

In the DCR-low-IF topology (Fig. 2(a)), the sampler and ADC follow the down-conversion mixer and low-pass filter. This approach is attractive for low-power, low-area designs because of the relaxed anti-alias filter and ADC requirements [2]. However, a reconfigurable implementation requires multiple front-ends tuned to different frequencies which render this option inefficient in terms of area and power dissipation. In the DT-BP-CS architecture (Fig. 2(b)), the sampler precedes the down-conversion mixer, low-pass filter, and ADC. The requirements for the converter are relaxed but the tunable discrete-time filter is difficult to design and is area inefficient. A
narrowband bandpass (BP) \( \Sigma \Delta \) ADC (Fig. 2(c)) is well-suited for multi-standard, multi-mode systems because it exhibits low sensitivity to analog circuit imperfections and facilitates reconfigurability [7]. The integrator/resonator loop can be either discrete-time (DT) using switched-capacitor filters [8] or continuous-time (CT) using active-RC [9], \( q_{mC} \) [10], or LC filters [11]–[13]. Inherent anti-alias filtering is an advantage of the CT approach and any residual aliasing artifacts are noise shaped out of the band of interest. The resonator (e.g., \( LC \) with on-chip inductors) is area and power efficient at GHz frequencies in scaled CMOS technologies. Sensitivity to clock jitter, however, is more of a concern for CT implementations.

Several publications describe advances toward SDR systems. A second-order BP modulator in a 0.5 \( \mu m \) SiGe HBT process achieved SNR = 45 dB (57 dB) for BW = 3 MHz (200 kHz) with \( f_s = 3.8 \) GHz [11]. A direct-RF receiver in 65 nm CMOS down-converted the input signal to baseband and digitized it using a second-order low-pass \( \Sigma \Delta \) ADC with \( f_s = 900 \) MHz, BW = 9 MHz, SNDR = 56 dB and \( P_{D} = 80 \) mW. The DAC current is up-converted to RF and fed back to the LNA [12]. A fourth-order \( \Sigma \Delta \) ADC in 90 nm CMOS had \( f_s = 3 \) GHz, dynamic range (DR) = 40 dB, BW = 60 MHz and \( P_{D} = 40 \) mW. Power is saved by sampling at 3.2X below \( f_{Nyquist} = 9.6 \) GHz [13].

Specifications for the RFADC front-end for several standards are detailed in Table I. Although achieving 15-bit resolution with sufficient dynamic range remains a daunting challenge, direct-RF sampling reconfigurable receivers are evolving as CMOS scales.

### III. Bandpass CT \( \Sigma \Delta \) ADC Design Procedures

The receive chain and the signal (STF) and noise (NTF) transfer functions of the proposed reconfigurable CT-BP-\( \Sigma \Delta \) ADC tunable from 800 MHz to 2.4 GHz are shown in Figs. 3(a) and (b), respectively. A FIR-DAC (finite-impulse-response pulse-shaped DAC) (Fig. 3(c)) is used to combat jitter; timing mismatches between the feedback DAC and the loop quantizer are mitigated using the fully-integrated Type-II low-power, low-spur, harmonic-rejection injection-locked PLL described below.

A. A BP \( \Sigma \Delta \) ADC is synthesized from a low-pass prototype using a low-pass to bandpass transformation [14], [15]

\[
z^{-1} \Rightarrow -\frac{z^2 - a_1z^{-1} + a_2}{a_2z^{-2} - a_1z^{-1} + 1}
\]

\[
a_1 = \frac{2nk}{k + 1}, \quad a_2 = \frac{k - 1}{k + 1}, \quad k = \cot \frac{\omega_c - \omega_{1c}}{2}, \quad \omega_{1p} =\frac{\omega_{1c}}{2}
\]

\[
\alpha = \frac{\cos \frac{\omega_{1c} + \omega_{1p}}{2}}{\cos \frac{\omega_{1c} - \omega_{1p}}{2}}
\]
where \( \omega_p \) is the LPF cutoff frequency and \( \omega_{\text{c1}} \) and \( \omega_{\text{c2}} \) are the BPF lower and upper cutoff frequencies, all normalized over DC to \( f_s/2 \). \( \omega_p \) can be arbitrarily set to the BPF bandwidth, \( \omega_{\text{BW}} \). \( \omega_{\text{c1}} \) and \( \omega_{\text{c2}} \) may be set to the resonator frequency, \( \omega_c \), in which case \( \omega_{\text{BW}} \) approaches zero and \( \alpha = \cos(\omega_c) \) and \( k = 1 \). Thus, (1) and (2) simplify to

\[
\frac{1 - \cos(\omega_c) z^{-1} - z^{-2}}{1 - \cos(\omega_c) z^{-1}} \quad \text{where} \quad \omega_c = \frac{2\pi f_c}{f_s}. \tag{3}
\]

The transfer function representing a reconﬁgurable topology obtained from (3) using selected \( \omega_c \) values is then used to calculate the STF and NTF responses. The results are equated to the CT-DT transformation results to ﬁnd the coefﬁcients for the CT ADC.

**B.** The performance of a non-return-to-zero (NRZ) DAC (Fig. 4(a)) is limited by the distortion created during switching events caused by inter-symbol interference (ISI), lack of synchronization, and clock jitter. A return-to-zero (RZ) DAC (Fig. 4(b)) mitigates ISI but requires a greater amplitude to maintain the output energy [16]–[18]. The use of a raised-cosine DAC (Fig. 4(c)) alleviates ISI and achieves low jitter sensitivity [19]. The sinusoidal pulse (for the raised-cosine DAC) and sampling clock are aligned so that the DAC switches during the zero-slope intervals of the sinusoidal pulse. Thus, first- and second-order jitter insensitivities are achieved at the sampling instants. Raised-cosine pulses also feature less signal attenuation at higher under-sampling ratios as depicted in Fig. 5.

**C.** Establishing equivalence between a CT BP \( \Sigma \Delta \) ADC using \( LC \) resonators and a DT BP \( \Sigma \Delta \) ADC using integrators is diﬃcult because of fewer coefficients in the latter. Thus, a raised-cosine DAC is combined with a 3-tap FIR response to realize a three-tap raised-cosine FIR ﬁlter (Fig. 3(c)) [20]–[22]. To realize \( H_{\text{CT-DT}}(z) \), the transfer function of the CT loop ﬁlter, \( H(s) \), is multiplied by the impulse response of the DAC, \( R_{\text{DAC-FIR}}(s) \), and the modiﬁed z-transform is applied

\[
H(z)_{\text{CT-DT}} = \sum_{m_i} \{H(s)R_{\text{DAC-FIR}}(s)\}. \tag{4}
\]
Fig. 4. DAC pulse shapes: (a) Non-return-to-zero, (b) return-to-zero, and (c) raised cosine. Sensitivity to jitter is depicted by the shaded area.

Fig. 5. Ideal frequency responses of several DACs.

TABLE II
THREE-TAP FIRDAC COEFFICIENTS

<table>
<thead>
<tr>
<th>Frequency</th>
<th>DAC1 (f0a)</th>
<th>DAC2 (f0a)</th>
<th>DAC3 (f0a)</th>
</tr>
</thead>
<tbody>
<tr>
<td>f_c/4 (800 MHz)</td>
<td>25/64</td>
<td>15/64/2</td>
<td>5/64</td>
</tr>
<tr>
<td>3f_c/4 (2.4 GHz)</td>
<td>-35/192</td>
<td>7/64/2</td>
<td>-7/192</td>
</tr>
<tr>
<td>3f_c/8 (1.2 GHz)</td>
<td>-0.91</td>
<td>0.21</td>
<td>-0.80</td>
</tr>
</tbody>
</table>

The delay factor, m_k, is normalized to the sampling period (i.e., 0 < m_k < 1). The resulting filter coefficients are listed in Table II.

D. A BP ΣΔ ADC achieves a high signal-to-quantization-noise ratio (SQNR) using a high over-sampling ratio, OSR = f_{CLK}/(2f_{BW}) (e.g., 200–1000X). A conventional f_{CLK}/4 BP ΣΔ modulator requires f_{CLK} = 3.2 GHz (9.6 GHz) for an 800 MHz (2.4 GHz) input signal. Sampling at 9.6 GHz is susceptible to period jitter and problematic for low-power implementations. These shortcomings are side-stepped by under-sampling RF input signals > 1.6 GHz (i.e., the second-Nyquist zone). Thus, this architecture over-samples at frequencies < f_{CLK}/2 and under-samples at center frequencies > f_{CLK}/2 (e.g., 3f_{CLK}/4, 5f_{CLK}/8, etc.) which increases the tuning range. Under-sampling factors of 2–3X typically degrade the SNDR by only 3–5 dB if other spurious signals are negligible.

E. Sensitivity analysis is used to determine the impact of excess loop delay (ELD), clock jitter, and ΣΔ ADC coefficient variations on STF, NTF, group delay, and phase margin of the second-order system. A cycle-to-cycle jitter of 4 ps-rms and a maximum ELD of 25% are required for SNR = 50 dB.

Table III details the overall noise budgets for operation in the first- or second-Nyquist zone. Quantization noise dominates thermal noise and clock jitter.

F. Key circuits include a tunable variable-gain resonator, a reconfigurable raised-cosine DAC, a low-power 1-bit comparator, and a low-jitter low-power QPLL. Architectural choices and specifications are described below.

- Resonator: Frequency range = 0.8–2.4 GHz; Noise Figure (NF) < 4.5 dB with and <3 dB without Q-enhancement; low-power consumption; Dynamic Range (DR) > 9 bits, and a wideband input match using a common-gate topology.
- 1-bit time-interleaved comparator: Low metastability, hysteresis, and input-referred offset voltage; time-interleaved to reduce power consumption.
- Jitter-insensitive DAC: 3-tap raised-cosine FIR-DAC for jitter < 4 ps-rms. A QPLL generates the raised-cosine waveform and maintains I-Q phase synchronization with the comparator.
- Type-II fourth-order 3.2 GHz QPLL: Phase noise < −110 dBc/Hz at an offset frequency of 1 MHz. The loop bandwidth is chosen as the frequency offset where the CP/PFD and VCO phase noise contributions are equal.
- QVCO: A 3.2 GHz quadrature oscillator employs strong injection with small K_{VCO} and K_{VDD} values to achieve low phase noise and supply sensitivity. A higher frequency VCO with dividers to generate the I-Q signals is not feasible because the DAC requires a cosine waveform with small amplitude.
- PFD: A dead-zone-free tri-state PFD which limits the in-band phase noise of the PLL also determines the maximum closed-loop bandwidth.
• CP: Good matching accuracy is assured between the UP and DN currents to achieve a highly-linear PFD/CP transfer characteristic and a small reference spur.

• LPF: A fourth-order LPF uses an external pole for increased attenuation of the reference spur and out-of-band noise.

G. PLL-RFADC interface: A programmable delay line may be used to match the I-Q routing delays at higher frequencies.

H. To meet the SNR requirements for the different standards, the order of the RFADC loop, the number of bits in the quantizer and/or the number of cascaded ADC stages may be increased.

IV. CIRCUIT DESCRIPTION

A. Tunable NarrowBand LNA/Resonator

1) Common-Gate Cross-Coupled $g_m$-Cell With One-Stage Thermal Noise Cancellation: The inductor-degenerated common-source LNA (CSLNA) is popular for narrowband applications because it offers both high gain and low noise figure. The common-gate LNA (CGLNA) is attractive owing to its $1/g_m$ input resistance, and superior broadband input matching, linearity, stability, and robustness to PVT variations [23]. Noise factor, $F = 1 + \gamma/\beta$ where $\beta = g_{m,1}/g_{m,0}$ and $\gamma$ and $\beta$ are empirical process- and bias-dependent parameters. Moreover, an inverting gain, $A$, added between the gate and source terminals boosts $g_m$ to $(1 + A)g_m$, reduces $F$ to $F = 1 + (1 + A)g_m$, reduces $\gamma$ to $\gamma/(1 + A)$, and uses less bias current [23]. Passive implementations for $A$ are attractive for noise reasons although $A < 1$ for the divider between $C_{gs}$ and $C_c$. Additional coupling paths from the inputs to the cascode terminals further improve both the forward-gain ($S_{21}$) and NF (Fig. 6). The additional feedback path saves area compared to a transformer-based CGLNA and provides noise cancellation in one rather than two stages [24]. The noise cancellation works as follows: The drain current noise of $M_1$ is injected into $Out$ through $M_{1n}$, and capacitively coupled to $M_2$ and $M_{2n}$.
Correlated common-mode drain current noise appearing at the source nodes of $M_1$ and $M_2$ will be out of phase at the drains of $M_{1n}$ and $M_{2n}$, which yields a reduction in the thermal noise from $M_1$ and $M_2$.

The input stage includes 4 dB of gain programmability to prevent saturation for large input signals. Lower NF (higher linearity) is achieved at higher (lower) gain settings.

2) Transformer-Based Dual-Mode Frequency Tuning: A low-power tunable narrowband LNA with high linearity operates from 0.8 MHz to 2.4 GHz. The Dr of the $Q$-enhanced LC BPF is [25]

$$DR \leq \frac{V_{rms}^2 C}{K T (\gamma + 1) Q_0} \approx \frac{\eta P_{DC}}{2 \pi k T (\gamma + 1) H Q_0^2}$$

where $Q_0(Q)$ is the quality factor of the inductor (resonator), $\beta$ is the resonator bandwidth, $P_{DC}$ is the DC power consumed and $\eta$ is the efficiency factor.

Switched inductors which degrade $Q_0$ are compensated using a negative conductance cell at the cost of reduced DR [26]. The self-inductance of an on-chip metal spiral depends on the number of turns of the metal traces which is unaffected by PVT variations. However, the loss associated with a series CMOS switch reduces $Q$ significantly [26]. Another tuning option, a CMOS varactor, exhibits an unacceptable level of second-order distortion [27]. Hence, the resonator is tuned using a 3-bit switched-capacitor bank to achieve the desired tuning range (Fig. 6) [28]. The nMOS switch sizes are optimized to trade ON-state resistance against OFF-state parasitic capacitance. In the OFF-state, parasitic capacitance affects the high-frequency performance (e.g., $f_0 = 2.4$ GHz). Two extra nMOS devices are added to realize a small ON-state resistance [29]: $M_{a3}$ ($M_{a1}$) connects the source (drain) to ground when $M_{a0}$ is ON. Small sizes of $M_{a0}$ are used to maximize $Q$ and the tuning range.

A custom transformer (Fig. 7) replaces the spiral inductors whose parasitics limit the tuning range to about 1.7 GHz. It uses the thick top metal layer and shows a simulated $Q$ of $\sim$8–12 from 0.8 to 2.4 GHz. $Q$ is optimized to maximize DR and minimize $P_{DC}$. The primary (secondary) windings are used for low-band (high-band) RF input signals. The coupling coefficient is $k = 0.6$ and the element values are $L_1 = 5.5$ nH, $L_2 = 0.5$ nH, $C_1 = 11$ pF, and $C_2 = 1$ pF.

A wider tuning range can be achieved with a higher $k$ value but multi-mode oscillation becomes a concern [30]; hence, a moderate value is chosen (i.e., $k = 0.64$–0.72). An estimate of the size of the transformer is obtained using ASITIC® [31]. A 4:1 octagonal-shaped transformer (Fig. 7(a)) is then designed with minimal parasitics and modeled using Agilent Momentum®. A linear model (Fig. 7(b)) is developed for Cadence® transient simulations [32]. Finally, a hybrid of concentric and interleaved designs is used to achieve a high $Q$ and a wide tuning range. Simulations of post-layout extractions show a tuning range of 2.51 GHz (Fig. 8). At maximum gain (including the LNA and the FIRDAC), NF varies from 2.8 to 7.5 dB over the entire tuning range. At minimum gain with no $Q$-enhancement, NF varies from 4.5 dB @ 730 MHz to 3 dB @ 2.51 GHz; 0.5 dB is contributed by the FIRDAC. NF is increased using the $Q$-enhancement circuits as expected. The input-referred noise contribution of the RFADC is less than 0.2 dB using a typical wideband LNA with gain $=-12$ dB and NF$'=2.5$ dB.

A negative conductance cell that boosts the $Q$ of the lossy LC tank is implemented using a linearized Colpitts transconductor which achieves a wide tuning range and good linearity [23].
Q tuning is implemented using a 5-bit programmable current source for both sides of the transformer.

3) Input-Impedance Matching With Package Effects: The input impedance of the single-ended LNA including package effects is

$$Z_{in} = \frac{1}{sC_{oc}} \left( sL_{bw} + R_{bw} + \left( R_{in} \frac{1}{sC_{in}} \right) \right)$$

where $I_{bw}$ and $R_{bw}$ are the inductance and resistance of the bond-wire; $C_{oc}$ models the parasitic capacitance of the lead-frame and soldering pad on the test-board and $C_{in}$ is the total capacitance looking into $M_1$. Typical values are: $C_{oc} = 1.2$ fF, $R_{bw} = 2 \Omega$, $L_{bw} = 2$ nH and $C_{in} = 100$ fF. Note that smaller $C_{oc}$ gives a better input match. With $R_{bw} = 50 \Omega$ and a balun ratio of 1:1, $R_{in}$ achieves superior $|S_{11}| = \{Z_{in} - R_s/2\}/(Z_{in} + R_s/2)$. Reducing $R_{in}$ to 11 Ω improves linearity but reduces the bandwidth. The transistor bias points and device sizes are optimized for 22 Ω of differential impedance obtained using a 3:2 balun at the input. $R_{in}$ varies from 12 Ω at 0.8 GHz to about 8 Ω at 2.4 GHz.

B. Three-Tap FIR Raised-Cosine D/A Converter

The DAC uses 3-tap FIR filters and raised-cosine DACs in the feedback loop (Fig. 9(a)). The output currents correspond to the coefficients in Table II.

A raised-cosine tap is shown in Fig. 9(b) wherein a current-steering DAC realizes the required current value. The sinusoidal currents $I_{CON+}$ and $I_{CON-}$ are diverted to the positive or negative output through nMOS $\{M_{N21}/M_{N22}\}$ and pMOS $\{M_{P31}/M_{P22}\}$ switches. The switches are sized for high output impedance and minimal loading of the resonator. The differential output signals, $I_{DAC+}$ and $I_{DAC-}$, vary from +200 μA to −200 μA. The DAC is configured to operate in the first- or second-Nyquist zone by switching $V_{Turn}$ or $V_{Turnb}$ in tandem with the mode of the transformer.

The input to $M_{P11}$ is a small sinusoidal signal with peak-to-peak amplitude scalable from 50–150 mV. Conventional DAC designs use a reduced swing at the output of the switch drivers to reduce charge injection which reduces the switching speed.

In contrast, a full-swing switch driver is used in this design [33] for high speed switching. The half-cycle delay is achieved using a dynamic SR-latch with a half cycle delayed clock. Rise/fall times of 95/97 ps are achieved with the latch.

C. Time-Interleaved Comparator With Shunt-Peaked Pre-Amplifier

The quantizer uses two interleaved comparators to halve the sampling rate of each (Fig. 10). Thus, each comparator has more time to settle (~312.5 ps) which saves power compared to a single comparator operating at 3.2 GHz.

The regeneration- and tracking-mode time constants of the comparator are reduced using shunt-peaking. The resulting bandwidth extension reduces the power dissipation for a given sampling speed [34]. The optimal inductance is $L = R^2 C/\pi^2$ for the maximum tracking bandwidth. Another important aspect to note is that the input signal amplitude is only 5–40 mV at the pre-amplifier input. Hence, the common-source pre-amplifier is used to generate sufficiently large swings for the latch stage. Time interleaving also allows sufficient time to track the small-signal swings at the inputs. An additional D-type flip-flop (not shown) inserted after the comparator holds the data for an extra clock period to alleviate meta-stability and excess loop delay concerns.

D. 3.2 GHz Integer-N Harmonic-Rejection Injection-Locked Quadrature PLL

The spectral purity of the frequency synthesizer used to synchronize the DAC and comparator is critical to the overall performance of the RFADC. A phase-locked loop that uses charge pumps (CP-PLLs) is widely used because of its wide capture range and zero static-phase offset. However, mismatches in the source (UP) and sink (DN) currents combined with a low reference frequency cause close-in reference spurs that are not sufficiently filtered by the low-pass action of the PLL. Recently, a sub-sampling phase detector (SSPD) CP-PLL achieved a −80 dBc reference spur using a cancellation scheme wherein a separate SSPD-based delay-locked loop (DLL) generated a duty-cycle controlled reference signal [35]. In another design, a −70 dBc reference spur is achieved using a mismatch-cancelling
DAC with an offset CP and a sampled loop filter [36]. Also, a reference spur of –69.5 dBc is achieved using offline digital calibration of the UP/DN currents [37].

This section describes a CP-PLL that exhibits a –74.5 dBc reference spur without any digital calibration or mismatch cancellation to reduce area and power overhead. The type-II fourth-order quadrature PLL utilizes an injection-locked QVCO, a third-order loop filter and an additional out-of-band pole (Fig. 3(c)). The loop bandwidth is optimized to be the frequency offset at which the QVCO and PFD/CP have equal phase-noise contributions. This usually results in minimal peaking in the closed-loop transfer function. The out-of-band pole increases spur suppression without affecting loop stability. Mismatch in the UP/DN currents is the primary cause of a reference spur. When the loop is locked, mismatch results in a leakage current pulse injected into the loop filter every 1/fsref period. The resulting reference spur may also cause in-band aliasing of the ADC quantization. A CP with enhanced linearity and matching (Fig. 11) eliminates the need for cancellation/calibration schemes. An off-chip resistor connected to VDD supplies the bias current, IBIAS, to the cascode current mirror (Mn1–Mn4). IBIAS is mirrored into Mp2 – Mp4 and Mn5–Mn7. Mp9 – Mn11 or Mn13–Mn14 enable current steering to minimize charge sharing at the sources. Cascode devices Mp8 and Mn11 increase the output impedance and reduce charge feed-through. A replica circuit biased by Mn3 and Mn5 uses cascode devices Mp5 and Mn6 and current switches Mp7–Mp8 and Mn11–Mn12. However, both switches are always ON to replicate the current mirror outputs steered into the loop filter. Dummy capacitors placed at the drains of Mp6 and Mn9 match the output load capacitances. These techniques significantly reduce the CP current mismatches over PVT variations. Moreover, the closed-loop low-pass response and the out-of-band pole further suppress reference spurs. The CP requires VDD > 0.9 V because of increased headroom for cascoding and is suitable for constant voltage process scaling.

Large CP UP/DN currents can be used to dominate mismatch currents to reduce the spurs and phase noise. However, the loop bandwidth is also increased which allows the PFD to dominate the phase-noise at higher offset frequencies. One solution to this problem is to use a sub-sampling PD wherein the phase noise is significantly smaller due to its divider-less operation [38]. Because the tri-state PFD-CP has a higher in-band phase noise, a lower loop bandwidth and a moderate CP current are preferred. The optimal CP UP/DN current in this design was found to be ~200 μA.

The quadrature voltage-controlled oscillator (QVCO) is the dominant power consuming block in the PLL. Its phase noise is inversely proportional to the bias current and output amplitude. The injection-locked LC-QVCO (IL-QVCO) (Fig. 12) uses cross-coupled pMOS transistors and series nMOS injection devices to achieve high injection strength and low phase-noise. The QVCO tail current employs an even-harmonic LC-tank tuned to 2fD to minimize the coupling of spurious tones and
quantization noise from the ADC. A 3-bit binary-weighted frequency-tuning network compensates for PVT variations. An actively-loaded differential amplifier (Fig. 13) isolates the QVCO from capacitive loading of the subsequent blocks and reduces reverse injection from the dividers and frequency pulling. A self-biased inverter centers the oscillations to \(V_{DD}/2\) and enhances the gain required to switch the output pad and divider chains [39]. A fixed 128X frequency divider locks the PLL to an external 25 MHz reference. Because of the high input frequency, the divider uses a true single-phase clocked (TSPC) DFF configured as a divide-by-2 pre-scaler operating at 3.2 GHz. This is followed by a divide-by-64 implemented with static DFFs. A conventional tri-state dead-zone-free PFD is used.

V. MEASUREMENT RESULTS

The prototype is embedded on a PCB using chip-on-board (COB) techniques to minimize parasitic inductances and capacitances. Several off-chip low-dropout (LDO) regulators are used to minimize the power supply noise. The PCB is shown in Fig. 14. An RF probe station and a digital sampling oscilloscope are used to ensure the integrity of the 1-bit output data from the ADC. A serial digital control port, \(I^2C\), is used to control the on-chip tuning capacitors that switch the ADC between the two Nyquist zones. The ADC/PLL is implemented in 0.13 \(\mu m\) CMOS in 3 mm \(\times\) 1.2 mm including test structures and pads (Fig. 15). A wide tuning range for a CT-BP-\(\Sigma\Delta\) ADC is achieved with a total power consumption of only 41 mW with \(V_{DD} = 1.2\) V. Table III shows the power consumption breakdown of different blocks and Table IV compares its performance to other recent designs.

The phase noise of the 3.2 GHz PLL is measured using an Agilent E4446A spectrum analyzer. The in-band phase noise is \(-80\) dBc whereas the out-of-band phase noise is \(-90\) dBc, \(-113\) dBc, and \(-139\) dBc at 300 kHz, 1 MHz, and 10 MHz offset frequencies, respectively, as shown in Fig. 16. The in-band phase noise is limited by the PFD-CP which has a loop bandwidth of 325 KHz. This measured phase noise corresponds to an RMS jitter of 1.38 ps. Fig. 17 shows the measured reference spur with a 3.2 GHz output frequency locked to a 25 MHz external reference. The worst-case spur of \(-74.5\) dBc is one of the lowest reported for a divider-based CP-PLL. An Agilent TDS8200 digital sampling oscilloscope was used to measure the quadrature phase error (Fig. 18). An I-Q mismatch of 0.63 degrees is achieved at the highest (i.e., worst-case) QVCO frequency of 3.52 GHz.

Fig. 19 shows the output spectra for input frequencies of 777 MHz and 1.827 GHz. The self-biased inverters used in the buffer path cause harmonic tones at higher sampling frequencies, which are reduced at a higher supply voltage of 1.4 V. Two input tones at \(-35\) dBm are applied to the RF input for measuring dynamic range. The signal power for this two-tone test is \(-10\) dBFS per tone. The IM3 power is \(-50.1\) dBFS which yields an output-referred third-order intermodulation of 10 dBFS \((O1P3 - 3/2P_{\text{IM3}})\). The integrated noise power over a 3.84 MHz channel is \(-62\) dBFS. The two-tone spuriously-free dynamic range (SFDR) is thus measured as 52 dB where \(\text{SFDR} = 2/3(O1P3 - P_{\text{ref,snr}} + 10\log(\text{RBW/MHz}))\).
TABLE IV

<table>
<thead>
<tr>
<th>Topology</th>
<th>This work</th>
<th>[11]</th>
<th>[12]</th>
<th>[13]</th>
<th>[14]</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Second-order</td>
<td>Fourth-order</td>
<td>Sixth-order</td>
<td>LP ΣΔ / Passive</td>
<td>Second-order</td>
</tr>
<tr>
<td></td>
<td>BP ΣΔ</td>
<td>BP ΣΔ</td>
<td>BP ΣΔ</td>
<td>Mixer</td>
<td>BP ΣΔ</td>
</tr>
<tr>
<td>Center Freq.</td>
<td>0.8 – 2</td>
<td>960</td>
<td>2.4</td>
<td>0.4 – 1.7</td>
<td>2.4</td>
</tr>
<tr>
<td>GHz</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Clock Freq.</td>
<td>1.632</td>
<td>3.8</td>
<td>3</td>
<td>0.4 – 1.7</td>
<td>3.2</td>
</tr>
<tr>
<td>(GHz)</td>
<td>(1.8-3.4)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SNR (dB)</td>
<td>60 – 40</td>
<td>59</td>
<td>48</td>
<td>62</td>
<td>42</td>
</tr>
<tr>
<td>(Norm. to 1 MHz)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SFDR (dB)</td>
<td>62 – 42</td>
<td></td>
<td>70</td>
<td>60</td>
<td></td>
</tr>
<tr>
<td>Power (mW)</td>
<td>41 (30+11)</td>
<td>75 (no PLL)</td>
<td>40 (no PLL)</td>
<td>50.4 (no PLL)</td>
<td>26 (no PLL)</td>
</tr>
<tr>
<td></td>
<td>[ADC + PLL]</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Area (mm²)</td>
<td>2.3</td>
<td>1.36</td>
<td>0.8</td>
<td>0.8</td>
<td>0.27</td>
</tr>
<tr>
<td>IIP3 (dBm)</td>
<td>-5 / -7</td>
<td></td>
<td>-9</td>
<td>19</td>
<td></td>
</tr>
<tr>
<td>RX Sensitivity</td>
<td>-76 / -65</td>
<td>-77</td>
<td>-</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>(dBm)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Reconfigurability</td>
<td>Yes</td>
<td>No</td>
<td>No</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>Technology</td>
<td>0.13 µm CMOS</td>
<td>0.25 µm SiGe</td>
<td>90 nm CMOS</td>
<td>90 nm CMOS</td>
<td>0.13 µm CMOS</td>
</tr>
</tbody>
</table>

Fig. 16. Phase noise of the PLL measured using an Agilent E4446A spectrum analyzer is $<-110$ dBc/Hz at an offset frequency of 1 MHz.

Fig. 17. Worst-case spur is -74.5 dBc for the 3.2 GHz output locked to a 25 MHz external reference.

Fig. 18. Measured quadrature phase error between I and Q paths is 0.63 degrees at the highest QVCO frequency of 3.52 GHz.

SNDR values for a 20 MHz bandwidth are 36 dB and 38 dB, respectively. The highest dynamic range is obtained for moderate $Q$-enhancement and low input-$\alpha_{ref}$ in a single-tone environment as expected. The ADC can also be reconfigured using 3X/5X under-sampling factors where its functionality is verified for sampling frequency of 1.6 GHz.

VI. CONCLUSION

With the increasing demand for single-chip solutions for multi-standard, compact form factor, low-power wireless transceivers, the RF signal is being digitized ever closer to the antenna. Through system- and circuit-level innovations, this paper introduces a fully-integrated highly-reconfigurable (0.8–2 GHz) bandpass ΣΔ RFADC-PLL system. The architecture achieves low-power with reduced circuit complexity by operating in both the first- and second-Nyquist zones with minimal required tuning. The prototype implemented in 0.13 µm CMOS, features a highly-programmable narrowband resonator, a reconfigurable pulse-shaping DAC and a harmonic-rejection injection-locked quadrature PLL for phase synchronization. The chip consumes only 41 mW in 2.8 mm². Future work...
includes integration of wideband reconfigurable blocker reduction techniques to reduce the linearity constraints of the RFADC and enable true SDR operation.

ACKNOWLEDGMENT

The authors acknowledge the contributions of F. Pang, Prof. J. S. Walling and Prof. K.-W. Cheng and Dr. S. Shekhar. This research was supported in part by grants from the National Science Foundation Center for the Design of Analog and Digital Integrated Circuits (CDADIC).

REFERENCES


mitigating blockers/interferers in radio receivers and applications of digital signal processing algorithms to CMOS receiver design for low-power and area efficiency.

Dr. Gupta received the Analog Devices Outstanding Student Designer Award in 2008 and an IEEE RFIC Symposium Best Student Paper Award in 2011.

Daibashis Gangopadhyay (S’06–M’11) received the B.S. (hons) and M.S. degrees in electronics and electrical communication engineering from the Indian Institute of Technology, Kharagpur, India in 2005 and 2006, respectively, and the Ph.D. degree from the University of Washington, Seattle, in 2011. During 2008–2009, he was an intern with the Qualcomm Research Center, San Diego, CA, where he worked on biomedical sensor circuits for personal area network applications. Since 2011, he has been with the RF-Analog Group, Marvell Semiconductor, Santa Clara, CA. His research interests include CMOS frequency synthesizers, software-defined radio receivers, RF and analog front-ends for biomedical sensors applications and Compressed Sensing.

Dr. Gangopadhyay received the Analog Devices Outstanding Student Designer Award in 2010 and an IEEE RFIC Symposium Best Student Paper Award in 2011.

Hasnain Lakdawala (S’96–M’03) received the B.S. degree from the Indian Institute of Technology, Bombay, India, in 1995, and the M.S. degree from the University of Hawaii, Manoa, in 1997, both in electrical engineering. He received the Ph.D. degree in electrical and computer engineering from Carnegie Mellon University, Pittsburgh, PA, in 2002. From 2002 to 2004, he was a Product Architect at IC Mechanics, Inc., Pittsburgh, responsible for the development of single-chip CMOS-based HDD shock sensors. He has been a Research Scientist at Intel Corporation, Hillsboro, OR, since 2004. His research interests include RF and analog circuits for WLAN transceivers that exploit scaled CMOS processes. He holds 13 issued and several pending patents. He has published over 50 conference/journal papers and serves on the technical program committee of IEEE CICC conference.

Jacques C. Rudell (S’94–M’00–SM’09) received the B.S. degree in electrical engineering from the University of Michigan, Ann Arbor, and the M.S.E.E. and Ph.D. degrees from the University of California at Berkeley.

From 1989 to 1991, he was an IC Design Engineer and Project Manager with Delphi Electronics (now Delphi), where his work focused mainly on bipolar analog circuits for automotive applications. From late 2000 to 2001, he was a postdoctoral Researcher at the University of California at Berkeley, in addition to holding consulting positions in several Silicon Valley firms. In late 2001, he joined Berkana Wireless (now Qualcomm), San Jose, CA, as an Analog/RF IC Design Engineer and later became the Design Manager of the Advanced IC Development Group. From September 2005 until December 2008, Dr. Rudell was with the Advanced Radio Technology Group at Intel. In 2009, he transitioned back to academia as an Assistant Professor of Electrical Engineering at the University of Washington, Seattle.

Dr. Rudell received the Demetri Angelakos Memorial Achievement Award in 2000, a citation given to one student per year by the EECs Department, UC Berkeley. He received the 1998 ISSCC Jack Kilby Best Student Paper Award and was the co-recipient of the 2001 ISSCC Lewis Best Paper Award. He also received an award at the 2008 ISSCC for best evening session. He was a technical program committee member for the International Solid-State Circuits Conference (ISSCC) from 2004 to 2011. Dr. Rudell also serves on the MTI-IMS Radio Frequency Integrated Circuits (RFIC) Symposium steering committee where he is currently the Technical Program Committee Chair. He is also an Associate Editor for the Journal of Solid-State Circuits.
David J. Allstot (S’72–M’72–SM’83–F’92) received the B.S. degree from the University of Portland, Portland, OR, the M.S. degree from Oregon State University, Corvallis, OR, and the Ph.D. degree and the University of California, Berkeley.

He has held several industrial and academic positions and has been the Boeing-Egtvedt Chair Professor of Engineering at the University of Washington, Seattle, since 1999. He was Chair of the Department of Electrical Engineering from 2004 to 2007. He is currently a Visiting Professor of Electrical Engineering at Stanford University, Stanford, CA.