

---

# **EE434**

# **ASIC & Digital Systems**

Partha Pande  
School of EECS  
Washington State University  
[pande@eecs.wsu.edu](mailto:pande@eecs.wsu.edu)

Spring 2015  
Dae Hyun Kim  
[daehyun@eecs.wsu.edu](mailto:daehyun@eecs.wsu.edu)


---

---

# Lecture 5

## Layout

# Semiconductor Layers



## Real Objects

Well (n, p)

Active (n+, p+)

Poly (gate)

Contact

Metal (m1, m2, ...)

Via (v12, v23, ...)

## Virtual Objects

Cell boundary

Labels


Pins

# Layout

- INV\_X1

PMOS

NMOS




Real Objects	
Well (n, p)	
Active (n+, p+)	
Poly (gate)	
Contact	
Metal (m1, m2, ...)	Metal 1
Via (v12, v23, ...)	

Virtual Objects	
Cell boundary	
Labels	VDD, VSS
Pins	


# Layout

- INV\_X1, INV\_X2, INV\_X4, INV\_X8




# Layout

- INV\_X8, INV\_X16, INV\_X32



# Layout

- NAND2\_X1






NOR2\_X1



# Layout


---

- BUF\_X1, BUF\_X2, BUF\_X4




# Layout


- AND2\_X1



- AND3\_X1




- AND4\_X1




# Layout

- XOR2\_X1




XNOR2\_X1



# Layout

---


- MUX2\_X1



# Layout


---

- FA\_X1



# Layout

- DFF\_X1



# Layout Generation

---

1. Draw a layout
  - Output: gdsii
2. Design rule check (DRC)
3. Layout vs. Schematic (LVS)
  1. Layout -> netlist 1
  2. Schematic -> netlist 2
  3. netlist 1 == netlist 2
4. Parasitic RC extraction (xRC)
  - Output: A SPICE netlist with parasitic RC
5. Simulation & Characterization