
EE434


ASIC & Digital Systems

Memory

Spring 2015
Dae Hyun Kim
daehyun@eecs.wsu.edu

SRAM


- Static Random Access Memory (SRAM)
- 6-TR SRAM cell



SRAM

- Design goal
 - Very high storage density
 - Short access time



SRAM



SRAM


- Example 1
 - Data: 16-bit (d-bit)
 - Address: 8-bit (a-bit)
 - Memory size = $(d \cdot 2^a \text{ bits}) = 4096 \text{ bits} = 4\text{K bits} = 512 \text{ Bytes}$
- Example 2
 - 512K x 8 SRAM chip = 512K 8-bit words
 - Memory size = $512\text{K} \cdot 8 \text{ bits} = 4096\text{K bits} = 512\text{K Bytes}$
 - Address: $2^a = 512\text{K} \rightarrow a = \log_2(512\text{K}) = 19 \text{ bits}$

SRAM




SRAM

- Column mux/demux




SRAM




SRAM

- Addressing scheme




SRAM

- Precharge and I/O circuits for a single column




SRAM

- Column circuitry




DRAM

- Dynamic RAM (DRAM)
- 1T DRAM cell



DRAM

- Charge leakage problem



- Hold time (= retention time)
 - The longest period of time that the cell can maintain a voltage large enough to be interpreted as a logic 1.
 - $t_h \approx \left(\frac{C_s}{I_L}\right) (\Delta V_s)$
 - Ex) $I_L = 1nA, C_s = 50fF, \Delta V_s = 1V \rightarrow t_h = 0.5\mu s$
- Need refresh.
 - $f_{refresh} \approx \frac{1}{2t_h}$

DRAM

- Refresh operation

