

## **Lab 1**

**(Due Apr. 7<sup>th</sup> (Friday), 11:59:59pm)**

Draw a layout for a half adder (primary inputs: A, B, primary outputs: S, CO, do not use M2~M10). Run DRC, LVS, and xRC. Run HSpice and compare the two netlists (with and without parasitic RC). You need to create proper input waveforms to test the worst-case rise and fall delays.

### **Tips**

- Draw a schematic first and properly size the transistors.
- Refer to the full-adder layout shown in the class slide.

### **Submit**

- Layout snapshot
- Transistor-level schematic (with the size of each transistor)
- DRC report (Do not print out on paper. Copy and paste it in your report and send it to me by email or save it into a text file and send it to me by email).
- LVS report
- xRC report
- Input and output waveforms (use WaveView).
- The worst-case rising and falling delays.