

# **Tutorial – Synopsys Design Compiler**

Dae Hyun Kim

EECS Washington State University

#### Goal

• Learn how to use Synopsys Design Compiler



#### **Overview**

- Netlist synthesis converts given HDL source codes into a netlist.
- Synthesis software
  - Synopsys Design Compiler
  - Cadence Genus
  - ...



## Setup

- Open a terminal.
- Create a work directory in your directory.
  - mkdir hw03
- Go to the directory.
  - cd hw03
- Check your shell by the following command.
  - echo \$SHELL
- If the terminal says you are using not bash (e.g., /bin/bash) but something else (e.g., /bin/csh), run bash as follows.
  - bash
- Notice
  - If your default shell is not bash, you will have to run bash every time you log in to your account.
  - If you want to change the default shell to bash and forget it, run "chsh –s /bin/bash".



### Setup

- Get the tutorial file. This will download tutorial-dc.zip.
  - wget <u>http://eecs.wsu.edu/~ee434/Labs/tutorial-dc.zip</u>
- Unzip it.
  - unzip tutorial-dc.zip
- Run the following command to list all the files in your current directory.
  - Is –al
- Make sure you have the following files.
  - ictools\_generic.sh
  - synopsys.sh
  - ng45.db (Nangate 45nm library file)
  - ng45.lib (Nangate 45nm library file)



### Setup

- Run the following commands.
  - source ictools\_generic.sh
  - source synopsys.sh
- If you see any error, you will have to fix it or contact the TA or me to fix it.
- Now you are ready to run DC.



## Run DC

- Run the following command.
  - design\_vision –no\_gui
- You will see the following message.

DC Professional (TM) DC Expert (TM) DC Ultra (TM) FloorPlan Manager (TM) HDL Compiler (TM) VHDL Compiler (TM) Library Compiler (TM) DesignWare Developer (TM) DFT Compiler (TM) BSD Compiler Power Compiler (TM)

Version D-2010.03-SP5-2 for linux -- Jan 21, 2011 Copyright (c) 1988-2010 by Synopsys, Inc. ALL RIGHTS RESERVED

This software and the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software is subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use all of the listed products. You are licensed to use only those products for which you have lawfully obtained a valid license key.

Initializing... design\_vision>



## Run DC

- Set libraries.
  - set link\_library {ng45.db}
  - set target\_library {ng45.db}
- Read a source file.
  - read\_file -format verilog {ex.v}
- Compile (synthesis)
  - compile –exact\_map
- Save the synthesized netlist.
  - write –format verilog –output ex\_syn.v
- Exit from DC.
  - exit



#### **Netlists**

- Open ex.v in a text editor.
  - Draw a gate-level schematic for the netlist.
    - Input: a [4:0]
    - Output: z
  - Express z as a Boolean function of the inputs.
- Open ex\_syn.v in a text editor.
  - Draw a gate-level schematic for the netlist.
  - Express z as a Boolean function of the inputs.
- Are they equivalent?

