

---

# **EE434**

# **ASIC & Digital Systems**

## Testing for Single-Stuck Faults

Spring 2016  
Dae Hyun Kim  
[daehyun@eecs.wsu.edu](mailto:daehyun@eecs.wsu.edu)

---

# Definition of Automatic Test-Pattern Generator (ATPG)

---

- Operations on digital hardware:
  - Inject fault into circuit modeled in computer
  - Use various ways to activate and propagate fault effect through hardware to circuit output
  - Output flips from expected to faulty signal
- *Electron-beam (E-beam) test* observes internal signals – “picture” of nodes charged to 0 and 1 in different colors
  - Too expensive
- *Scan design* – add test hardware to all flip-flops to make them a giant shift register in test mode
  - Can shift state in, scan state out
  - Widely used – makes sequential test combinational
  - Costs: 5 to 20% chip area, circuit delay, extra pin, longer test sequence

# Test Generation

---

- Controlling value  $c$ 
  - determines the value of the gate output regardless of the values of the other inputs.
  - A control value on an input of a gate blocks propagation of faults from other inputs.
- Inversion  $i$ 
  - Inversion value of a gate is 0 if no inversion is done (otherwise 1).
  - The output value is  $c \oplus i$ .

	$c$	$i$
AND	0	0
OR	1	0
NAND	0	1
NOR	1	1

# Test Generation

- Composite logic values & 5-valued operations

$v/v_f$	
0/0	0
1/1	1
1/0	$D$
0/1	$\bar{D}$

AND	0	1	$D$	$\bar{D}$	$x$
0	0	0	0	0	0
1	0	1	$D$	$\bar{D}$	$x$
$D$	0	$D$	$D$	0	$x$
$\bar{D}$	0	$\bar{D}$	0	$\bar{D}$	$x$
$x$	0	$x$	$x$	$x$	$x$

# Test Generation

- Composite logic values & 5-valued operations

$v/v_f$	
0/0	0
1/1	1
1/0	$D$
0/1	$\bar{D}$

OR	0	1	$D$	$\bar{D}$	$x$
0	0	1	$D$	$\bar{D}$	$x$
1	1	1	1	1	1
$D$	$D$	1	$D$	1	$x$
$\bar{D}$	$\bar{D}$	1	1	$\bar{D}$	$x$
$x$	$x$	1	$x$	$x$	$x$

# Test Generation

- Generate a test for  $l$  s-a-**v**.

set all values to  $x$

$Justify(l, \bar{v})$

**if**  $v = 0$ , **then**

$Propagate(l, D)$

**else**

$Propagate(l, \bar{D})$

**Justify** ( $l, v$ )

    set  $l$  to  $v$

**if**  $l$  is a PI, **then return**

        // now  $l$  is a gate (output)

$c$  = controlling value of  $l$

$i$  = inversion of  $l$

$inval = v \oplus i$

**if**  $inval = \bar{c}$ , **then**

**for every** input  $j$  of  $l$

$Justify(j, inval)$

**else**

            select one input ( $j$ ) of  $l$

$Justify(j, inval)$

**Propagate** ( $l, err$ )

    set  $l$  to  $err$

**if**  $l$  is a PO, **then return**

$k$  = the fanout of  $l$

$c$  = controlling value of  $k$

$i$  = inversion of  $k$

**for every** input  $j$  of  $k$  other than  $l$


$Justify(j, \bar{c})$

$Propagate(k, err \oplus i)$

# Test Generation


---

- Example



# Test Generation


- Example



- |   |   |  |                          |   |   |                                     |    |
|---|---|--|--------------------------|---|---|-------------------------------------|----|
| 1.<br>$l \text{ s-a-v}$<br>$l = f, v = 0$<br>Justify ( $f, 1$ )<br>Propagate ( $f, D$ ) | 2.<br>Justify ( $f, 1$ )<br>$f = 1$<br>$c = 0$<br>$i = 0$<br>$inval = 1 \oplus 0 = 1$<br>Justify ( $a, 1$ )<br>Justify ( $b, 1$ ) | 3.<br>Justify ( $a, 1$ )<br>$a = 1$<br>$b = 1$<br>Justify ( $b, 1$ ) | 4.<br>Justify ( $b, 1$ ) | 5.<br>Propagate ( $f, D$ )<br>$f = D$<br>$k = \text{the OR gate}$<br>$c = 1$<br>$i = 0$<br>Justify ( $g, 0$ )<br>Propagate ( $h, D$ ) | 6.<br>Justify ( $g, 0$ )<br>$g = 0$<br>$c = 0$<br>$i = 0$<br>$inval = 0 \oplus 0 = 0$<br>Justify ( $c, 0$ ) | 7.<br>Justify ( $c, 0$ )<br>$c = 0$ | 8. |
|---|---|--|--------------------------|---|---|-------------------------------------|----|
- set all values to  $x$**   
**Justify ( $l, v$ )**  
**if  $v = 0$ , then**  
**Propagate ( $l, D$ )**  
**else**  
**Propagate ( $l, \bar{D}$ )**
- Justify ( $l, v$ )**  
**set  $l$  to  $v$**   
**if  $l$  is a PI, then return**  
 **$c$  = controlling value of  $l$**   
 **$i$  = inversion of  $l$**   
 **$inval = v \oplus i$**   
**if  $inval = \bar{c}$ , then**  
**for every input  $j$  of  $l$**   
**Justify ( $j, inval$ )**  
**else**  
**select one input ( $j$ ) of  $l$**   
**Justify ( $j, inval$ )**
- Propagate ( $l, err$ )**  
**set  $l$  to  $err$**   
**if  $l$  is a PO, then return**  
 **$k$  = the fanout of  $l$**   
 **$c$  = controlling value of  $k$**   
 **$i$  = inversion of  $k$**   
**for every input  $j$  of  $k$  ( $\neq l$ )**  
**Justify ( $j, \bar{c}$ )**  
**Propagate ( $k, err \oplus i$ )**

# Test Generation

- Example



8.

Propagate ( $h, D$ )

$$h = D$$

$$k = j$$

$$c = 0$$

$$i = 0$$

Justify ( $i, 1$ )Propagate ( $j, D$ )

9.

Justify ( $i, 1$ )

$$i = 1$$

$$\Rightarrow e = 0$$

10.

Propagate ( $j, D$ )

$$j = D$$

<p>set all values to <math>x</math>  <b>Justify</b> (<math>l, \bar{v}</math>)  <b>if</b> <math>v = 0</math>, <b>then</b>  <i>Propagate</i> (<math>l, D</math>)  <b>else</b>  <i>Propagate</i> (<math>l, \bar{D}</math>)</p>	<b>Justify</b> ( $l, v$ ) set $l$ to $v$ <b>if</b> $l$ is a PI, <b>then return</b> $c$ = controlling value of $l$ $i$ = inversion of $l$ $inval = v \oplus i$ <b>if</b> $inval = \bar{c}$ , <b>then</b> <b>for every</b> input $j$ of $l$ <i>Justify</i> ( $j, inval$ ) <b>else</b> select one input ( $j$ ) of $l$ <i>Justify</i> ( $j, inval$ )	<b>Propagate</b> ( $l, err$ ) set $l$ to $err$ <b>if</b> $l$ is a PO, <b>then return</b> $k$ = the fanout of $l$ $c$ = controlling value of $k$ $i$ = inversion of $k$ <b>for every</b> input $j$ of $k$ ( $\neq l$ ) <i>Justify</i> ( $j, \bar{c}$ ) <i>Propagate</i> ( $k, err \oplus i$ )
---	--	--

$\rightarrow abcde = 110x0$

$$Z = (ab + cd)\bar{e}$$

$$Z \oplus Z_f = \{(ab + cd)\bar{e}\} \oplus \{cd\bar{e}\} \Rightarrow abcde = 110x0 \text{ or } abcde = 11x00$$