EE434
ASIC & Digital Systems

Active-HDL

Dae Hyun Kim
daehyun@eecs.wsu.edu

Download

- http://www.aldec.com
  - PRODUCTS → Active-HDL → Free Evaluation
    - (requires registration)

How to Run Active-HDL

- Run your Active-HDL and you will see the following screen.



How to Run Active-HDL

- If you want to open an existing workspace, select it and click OK.

- If you want to create a new workspace, select “Create new workspace” and click OK.



Create a New Workspace

- Type the workspace name.
- Turn on “Add New Design to Workspace.
- Click OK.



Create a New Workspace

- In the “New Design Wizard” window, select “Create an Empty Design” and click Next.
- If you see a “Property Page” window, just click Next.
- In the “New Design Wizard” window, type a design name and click Next (see the next slide).

Create a New Workspace



Design Browser

- You will see a design browser window in the left.

Add a New File to the Design

- Click File → New → VHDL Source.
- Or double-click “Add New File” in the design browser to add a new file to the existing design.
- I am creating and adding “myInv.vhd” to my design.



Add a New File to the Design

- I successfully created and added “myInv.vhd” to myLogic.
- The ? Symbol in front of the file name means that it’s not been compiled.

Edit and Compile

- Add the following code to myinv.vhd.

```
1   LIBRARY IEEE;
2   USE IEEE.std_logic_1164.ALL;
3
4   ENTITY myInv_X1 IS
5       PORT ( a : IN std_logic;
6       zn : OUT std_logic );
7   END myInv_X1;
8
9   ARCHITECTURE myInv_X1_arch OF myInv_X1 IS
10  BEGIN
11      zn <= NOT a;
12  END myInv_X1;
13
```

- Save and compile.
  - To compile the design, click Design → Compile or click the compile icon. 

System Messages

- In the bottom of the Active-HDL window, you will see an error message as follows:



- This means that something is wrong in the 12th line, 5th character.
- Double-click the error message to directly go to the problematic line.



Debugging

- Fix the error as follows:

```
9     ARCHITECTURE myInv_X1_arch OF myInv_X1 IS
10    BEGIN
11        zn <= NOT a;
12  x END myInv_X1_arch;
```

- Compile the design again.

```
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg s
# File: c:\My_Designs\test02\myLogic\src\myInv.vhd
# Compile Entity "myInv_X1"
# Compile Architecture "myInv_X1_arch" of Entity "myInv_X1"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
>
Console
```

- There is no error.

Testbench

- Double-click “Add New File” to add one more file.



Testbench

- Now, I am going to test the inverter I made. To test it, I need an entity. Type the following into myLogic_tb.vhd and compile it.

```
1   LIBRARY IEEE;
2   USE IEEE.std_logic_1164.ALL;
3
4   ENTITY myTest IS
5   END myTest;
6
7   ARCHITECTURE myTest_arch OF myTest IS
8   COMPONENT myInv_X1
9       PORT ( a : IN std_logic;
10      zn : OUT std_logic );
11  END COMPONENT;
12  SIGNAL g_in : std_logic;
13  SIGNAL g_out : std_logic;
14  BEGIN
15      u1 : myInv_X1 PORT MAP ( a => g_in, zn => g_out );
16      PROCESS
17      BEGIN
18          WAIT FOR 1ns;
19          g_in <= '0';
20          WAIT FOR 1ns;
21          g_in <= '1';
22          WAIT FOR 1ns;
23          g_in <= '0';
24      END PROCESS;
25  END myTest_arch;
```

Simulation

- First, you should choose the topmost-level module you want to run in the design browser.

- Select myTest in the design browser as follows.



- Initialize your simulation.
  - Click Simulation → Initialize Simulation.

Simulation

- Now, you will see entities instead of files in the design browser as follows:



- A simple way to check the functionality of the inverter is to look at the waveform of the output.
- Open a waveform window.
  - Click the “New waveform” icon.

Simulation

- Add the signals you want to see.
  - I want to check both the input and output.
  - Click “myTest” in the design browser and drag&drop the two signals (g_in and g_out) into the waveform window.



Simulation

- Simulate until 5ns.
  - Click the “Run Until” icon and type 5ns and click OK.
- The following shows my waveform window.



- Analysis
  - Initially, the input and output are unknown (U). Click somewhere between 0 and 1ns and check their values.



  - It is correct because we didn’t initialize the input.

Simulation

- At 1ns, we set g_in to 0, so we get 1 at the output.



- At 2ns, we set g_in to 1, so we get 0 at the output.



Simulation

- Finish your simulation.
  - Click the “End simulation” icon.