

---

**EE434**  
**ASIC & Digital Systems**

ModelSim

Dae Hyun Kim  
daehyun@eecs.wsu.edu

# Connect to the EE434 Server

---


- ssh1.eecs.wsu.edu
- ssh2.eecs.wsu.edu
- ssh3.eecs.wsu.edu
- ssh4.eecs.wsu.edu
  
- Create a directory.
  - `mkdir ee434_hdl`
  
- Change to the new directory.
  - `cd ee434_hdl`

# Run ModelSim

---

- Source the following file (you should source this file whenever you newly connect to the servers):
  - `source /net/ictools/sh/mentor-modelsim.sh`
- Run ModelSim
  - `vsim`


# Main Window



# Create a New Project

---

- Click File → New → Project.



- Enter a project name and click OK.
- If you see a “Add items to the Project” window, close it.

# Project & Library


---

- Now, you have just made a project.
- Click the “Library” tab to see the list of libraries included in the project.
- Your work library is “work”.

# Add a New File to Your Project


---

- Click the “Project” tab.
- Right-click → Add to Project → New File
- Enter myInv.vhd in the file name and click OK.



# Add a New File to Your Project

- You will see the following screen.



- Double-click myInv.vhd to open it.




# Edit and Compile

---

- Add the following code to myInv.vhd.

```
1  LIBRARY IEEE;
2  USE IEEE.std_logic_1164.ALL;
3
4  ENTITY myInv_X1 IS
5      PORT ( a : IN std_logic;
6            zn : OUT std_logic );
7  END myInv_X1;
8
9  ARCHITECTURE myInv_X1_arch OF myInv_X1 IS
10 BEGIN
11     zn <= NOT a;
12 END myInv_X1;
13
```

- Save and compile.
  - To compile the design, click Compile → Compile All or click the compile icon. 


# System Messages

---

- In the bottom of your ModelSim window, you will see an error message as follows:

```
# Compile of myInv.vhd failed with 1 errors.  
QuestaSim>
```

- Double-click the error message and you will see a window showing detailed error messages.
- This means that something is wrong in the 12<sup>th</sup> line.



```
...emp/vsim/myInv.vhd -- Unsuccessful Compile  
vcom -work work -2002 -explicit -novopt /net/fs/daehyun/pvt/temp/vsim/myInv.vhd  
QuestaSim-64 vcom 6.5b Compiler 2009.05 May 21 2009  
-- Loading package standard  
-- Loading package std_logic_1164  
-- Compiling entity myinv_x1  
-- Compiling architecture myinv_x1_arch of myinv_x1  
** Error: /net/fs/daehyun/pvt/temp/vsim/myInv.vhd(12): Labels do not match: 'myi  
nv_x1_arch' and 'myinv_x1'.  
** Error: /net/fs/daehyun/pvt/temp/vsim/myInv.vhd(12): VHDL Compiler exiting  
Close
```

# Debugging

---

- Fix the error as follows:

```
9 ARCHITECTURE myInv_X1_arch OF myInv_X1 IS
10 BEGIN
11     zn <= NOT a;
12 × END myInv_X1_arch;
```

- Compile the design again.


```
# Compile of myInv.vhd was successful.
QuestaSim>
```

- There is no error.

# Testbench

---

- In the project window, add a new file named “myInv\_tb.vhd”.



Name	Status	Type	Order	Modified
myInv.vhd	✓	VHDL	0	01/16/16
myInv_tb.vhd	?	VHDL	1	01/16/16

- The “V” symbol means that it’s been compiled correctly.

# Testbench

---


- Now, I am going to test the inverter I made. To test it, I need an entity. Type the following into myLogic\_tb.vhd and compile it.

```
Ln# |  
1  | LIBRARY IEEE;  
2  | USE IEEE.std_logic_1164.ALL;  
3  |  
4  | ENTITY myTest IS  
5  | END myTest;  
6  |  
7  | ARCHITECTURE myTest_arch of myTest IS  
8  | COMPONENT myInv_X1  
9  |   PORT ( a : IN std_logic; zn : OUT std_logic );  
10 | END COMPONENT;  
11 | SIGNAL g_in : std_logic;  
12 | SIGNAL g_out : std_logic;  
13 | BEGIN  
14 |   u1 : myInv_X1 PORT MAP ( a => g_in, zn => g_out );  
15 |   PROCESS  
16 |   BEGIN  
17 |     WAIT FOR 1 ns;  
18 |     g_in <= '0';  
19 |     WAIT FOR 1 ns;  
20 |     g_in <= '1';  
21 |     WAIT FOR 1 ns;  
22 |     g_in <= '0';  
23 |   END PROCESS;  
24 | END myTest_arch;  
25 |
```

# Simulation

---

- Click the Library tab.
- Expand the “work” library.



- Right-click “mytest\_arch” and choose “Simulate”.

# Simulation

- See the following window.

The screenshot displays the QuestaSim-64 6.5b software interface. The main window shows the VHDL code for a module named `myInv_vhd`. The code is as follows:

```
1  LIBRARY IEEE;
2  USE IEEE.std_logic_1164.ALL;
3
4  ENTITY myInv_X1 IS
5  PORT ( a : IN std_logic;
6        zn : OUT std_logic );
7  END myInv_X1;
8
9  ARCHITECTURE myInv_X1_arch OF myInv_X1 IS
10 BEGIN
11   zn <= NOT a;
12 END myInv_X1_arch;
13
```

The interface also shows a tree view on the left with the following structure:

- Instance
  - mytest
    - u1
      - line\_16
      - standard
      - std\_logic\_1164

The Objects window shows the following table:

Name	Value	Kind
g_in	U	Signal
g_out	U	Signal

The Processes (Active) window shows the following table:

Name	Type (filtered)	State	Order	Pa
mytest/line_16	VHDL Process	Active	1	
u1/line_11	VHDL Process	Ready	2	


The Transcript window at the bottom shows the following output:

```
# Loading ieee.std_logic_1164(body)
# Loading work.mytest(mytest_arch)
# Loading work.myinv_x1(myinv_x1_arch)
V$IN >
```

The status bar at the bottom indicates: 0 fs to 5250 ps, Now: 5 ns, Delta: 3, Project : myProj01, Now: 0 fs, Delta: 0, sim/mytest.

# Simulation


- Add a waveform window.
  - Click View → Wave.
- Then, drag and drop “g\_in” and “g\_out” to the waveform.






# Simulation

- Enter “5ns” in the Run Length window and click the Run icon.




- Click the waveform window and press “F” to zoom full.



# Simulation


- Analysis
  - Initially, the input and output are unknown (U). Click somewhere between 0 and 1ns and check their values.



- It is correct because we didn't initialize the input.

# Simulation

- At 1ns, we set `g_in` to 0, so we get 1 at the output.



# Simulation

---

- Finish your simulation.
  - Simulate → End Simulation.