# How to use Synopsys tools?

### Preliminaries

At the outset, you need to ensure that your environment is set up to run Synopsys tools. One way is to use the following command in the directory where you want to run a Synopsys tools. For C-shell, use

source /net/ictools/csh/synopsys.csh
For bash/sh, use
source /net/ictools/sh/synopsys.sh

Another (better) way to automate this is to have this line in your **.envrc** file in your UNIX home directory. If this file exists, it is automatically sourced when **.cshrc** or **.bashrc** runs when you open a new terminal.

An easy way to verify if the path for Synopsys tools is properly set is to use any of the following commands: which vcs

should return
/net/ictools/synopsys/vcs-mx/bin/vcs
and
which design\_vision
should return
/net/ictools/synopsys/synthesis/bin/design\_vision
Once this is verified, you are all set to use Synopsys for functional verification (described
in part 1 below) or logical synthesis (described in part 2 below).

## Part 1. Functional Verification

Let us suppose you have your entire design in one file **DQPSK\_rc.vhd** and your simulation testbench in **TB\_DQPSK\_rc.vhd**. In case you have more than one design files (which is common), e.g., **DQPSK\_sub1.vhd** and **DQPSK\_sub2.vhd** representing sub-modules inside **DQPSK\_rc.vhd**, replace "**DQPSK\_rc.vhd**" with "**DQPSK\_sub1.vhd DQPSK\_sub2.vhd DQPSK\_rc.vhd**" in all of the commands below. Note that the ordering of the files should be from lower-level modules to the top-level module. Now, we go back to having **DQPSK\_rc.vhd** as the only design file and show the steps you need to carry out for simulating your design.

1. First, you need to analyze the VHDL files using the following command: vhdlan DQPSK\_rc.vhd TB\_DQPSK\_rc.vhd

2. The next step is to run VCS to create the simulation executable. vcs -debug\_all CFG\_TB\_DQPSK\_RC

3. Finally, you run the executable file **simv** to run the simulation. ./simv

4. Now, you want to see your simulation results and debug. For this, you need to use Synopsys Discovery Visual Environment. The detailed user guide is available at: /net/ictools/synopsys/vcs-mx/doc/UserGuide/pdf/dve\_ug.pdf

The following mentions basic steps required to view and debug your simulation results.

#### a. To invoke the tool use the command: dve &

b. Next, go to Simulator  $\rightarrow$  Setup and enter appropriate filenames in the fields. The screenshot below shows an example. Under "Simulator executable", enter the path for the **simv** file. Select the simulator arguments from the drop-down menu. Choose a name for your dump file, for example **inter.vpd**. Set your current working directory. Click "OK".

III DVE - Toptevel1 - [Source.1]	
Ele Edt view Simulator Signal Scope Trace Window Help	×
◆→  】 1   圖 ○   (- C)   10 @ 録 辞 芬 5   14 民 평 ] 18 정 甄 弼 점 - E - 函 - N E - 1 6 公 (- ) (- ) (- ) (- ) (- ) (- ) (- ) (-	
	<u> </u>
Herachy V Varble	
Simulation Setup	
Simulation Options Build Options Restart Options	
Simulator gyecutable:	
/ret/zeu/u/users/chung/vHDL//scelet_new/simv	
Simulator arguments:	
Interactive VPD file:	
Intervyd Rowse	
Current directory:	
/net/zeus/usen/chung/VHDL/acceket_new	
🔽 Gapture della cycle values Periodic Waveform Update	
Action on OK: Start/Restart V OK Cancel	
	Reuse
	1
1 Law Amount	
deep	

c. This opens up your design with the list of signals on the left panel. Select the signals that you want to observe in your waveform, right click and choose "Add to Waves  $\rightarrow$  New Wave View" from the menu. For an example, see the screenshot below.



d. Then, to run your simulation, select "Simulator  $\rightarrow$  Start/Continue", as shown below.



e. Finally, you should see something like this.



#### Part 2. Logical Synthesis

set symbol library "CORE65LPSVT.sdb"

The tool used for logical synthesis is Design Vision. For details, refer to the Design Vision user guide. The steps mentioned below should serve as beginner's guidelines.

You need to have a setup file called **.synopsys\_dc.setup** in your UNIX home area. The following is an example showing the bare minimum the file should contain.

```
set designer "Jacob Murray"
set company "Washington State University, School of EECS"
set search_path "$search_path \
/net/ictools/pdk/CMOS065/CORE65LPSVT_SNPS-AVT-CDS_4.1/libs/ \
/net/ictools/pdk/CMOS065/CORE65LPSVT_SNPS-AVT-CDS_4.1/SYNOPSYS/PLIB/"
set physical_library "CORE65LPSVT.plib"
set link_library "CORE65LPSVT_wc_1.25V_105C.db"
set target_library "CORE65LPSVT_wc_1.25V_105C.db"
```

Now, you're all set to start synthesis using Design Vision. To invoke the tool, use the following command: design vision &

Once the GUI comes up, you can go to File  $\rightarrow$  Setup and modify any of the default libraries for your particular project, as shown in the screenshot below.



**Read the design** using "File  $\rightarrow$  Read". Select all the design files. See the screenshot below for an example.

De	sign Vision - To	pLevel.1 (butterwo	orth_iir_biquad)			Surveyor Street	March 1 and a division of	And Address of the Owner, which the Owner,	and in case		- 0 X
File	<u>E</u> dit <u>V</u> iew	<u>S</u> elect <u>H</u> ighligh	t L <u>i</u> st <u>H</u> ierar	hy <u>D</u> esign	<u>A</u> ttributes	S <u>c</u> hematic <u>T</u> ir	ming <u>T</u> est <u>P</u> ow	er <u>W</u> indow	Help		
]		0.2.8.0	0.01		1+0 tot 8+6			-		. 🕘 🗐	
	Hier.1										
1	Logical Hier	Cells (Hierarch	ical)		-						
(i)		Cell Name	Ref Name	Cell Path	D						
Θ,											
40											
			ĺ	III Read Desi	gns				- • ×		
				Look in:	anet/stu/c	rads/tmaiumde/r	proi/guineapig/ttl	V/ 🕇 🖕 🖻			
							blk v				
				Csrc		two_	mult_add.v				
				butterv	vorth_IIR_bi	iquad.v					
				butterv	vorth_iir.v	and a last					
				butterv	vortn_lir_sy	v.loam					
				ff_add	er1.v						
				ff_add	er2.v						
Į				File <u>n</u> ame:	adder1.v"	"ff_adder2.v" "ga	ain_blk.v" "two_n	nult_add.v"	<u>O</u> pen		
-	Removir	ug design 'fb	_adder'	File type:	Databas	e Files ( *.ddc *.c	ldc.gz *.db *.db	.gz *.gdb 🔻	Cancel		
	Removir	ıg design 'ff	_adder1'	Format	Auto				SVD0PSVS		
	Removir	ig design 'fi ig design 'ga	in_blk'		Trace				071101070		
	Removir	ıg design tw	o_mult_add'								_
	aesign_	vision>									
		story									Options: V
											spions:
	uesign_vis										
Busy											

Then, you need to **specify the clock**. The best way to do that is to use the following command in the command-line.

create\_clock -name "myclk" -period 10 -waveform {0 5} {"clk"} Here the name of the clock is myclk, it has a period of 10 ns with rising and falling edges at 0 and 5 ns respectively (i.e. 50% duty cycle) and the clock is applied at the input port clk, as shown in the example screenshot below.

S D	esign Vision - TopLevel.1 (butterworth_iir_biqua	ad)		Company, Street M.	Court lines		- 0 <b>- X</b>		
File	Elle <u>Edit Vi</u> ew <u>S</u> elect <u>H</u> ighlight List <u>H</u> ierarchy <u>D</u> esign <u>A</u> ttributes S <u>c</u> hematic <u>T</u> iming <u>T</u> est <u>P</u> ower <u>W</u> indow Help								
😂		* * 🗈 🗉 🔤 🖬 📗		utterworth_iir_biquad	•				
P	Hier.1			_ <b>_</b> ×		-			
	Logical Hierarchy	Cells (Hierarchical)		•					
(i)	ibutterworth_iir_biquad	Cell Name Ref Name	Cell Path	Dont Touch					
õ,	: Two_mult_add_inst	two_mult two_mult_add	two_mult_ad	undefined					
Q	: <b>D</b> -fb_adder_inst	ID fb_adder_i fb_adder	fb_adder_inst	undefined					
		Dff_adder1 ff_adder1	ff_adder1_inst	undefined					
	<sup>!</sup> :Dff_adder2_inst	ID∙ff_adder2 ff_adder2	ff_adder2_inst	undefined					
1									
E	-			/h					
	Loaded 7 designs.	/stu/grads/tmajumde/proj/g	uineapig/rti	_v/buccerworth_111_	pidnad.dp:puccerworch_lir_pidnad.		ᅴ		
	Current design is 'butterwor	rth_iir_biquad'.							
	design_vision>								
Current design is 'butterworth_iir_biquad'.									
	design_vision> link						<u> </u>		
	Options:								
	design_vision> create_clock -r	name "myclk" -period 10 -w	aveform {0 5	{"clk"}					
Read	av								
	.,								

Select "Design  $\rightarrow$  Compile Design" to **map the design to logic gates**. The following screenshot shows the options available. You can change the mapping, area or power efforts as per the requirements of your design. Also, you can check "Gate Clock" to enable clock gating in your design. For more optimized mapping, you use "Design  $\rightarrow$  Compile Ultra".

Design Vision - TopLevel.1 (butterworth_iir_biquad)	Annual Son, Ann. 7 Annual Street, Married Street		- O X				
<u>File Edit View Select Highlight List Hierarchy Design Attributes</u>	Schematic Timing Test Power Window Help						
🛎 🖬 🖀 👩 🔍 Q. Q. 🕲 🔍 🗟 🛯 🗖 🖬 🖬 🚺	📷 🖬 🔚   butterworth_iir_biquad 🔹		D.				
Hier.1		20					
Logical Hier Cells (Hierarchical)							
Cell Name Ref Name Cell Path D							
-Dt Dtwo mult two mult add two mult ad u							
□ □ f □ fb_adder_i fb_adder fb_adder_inst u							
Dff_adder2 ff_adder2 ff_adder2_inst u							
	III Compile						
	Mapping options	Compile options					
	Man design	Top level					
	Exact man	E Lingroup all E Allow boundary conditions					
	Man effect meeting						
	Map enor: medium	I Scan I Auto ungroup					
	Area effort: medium	Gate Clock					
	Power effort: medium	C Delay	-4				
f · fix_hold	Design rule options		<u> </u>				
G - generated_clock	Fix design rules and optimize mapping						
g - lib_generated_clock	C Optimize mapping only						
Clock Period Waveform Attra	C Fix design rules only						
	C Fix hold time only						
myclk 10.00 {0 5}	, The field diffe only						
1		OK Cancel <u>A</u> pply					
design_vision>			Ţ				
I			Þ				
Log History			Options: 💌				
design vision>	(						
Ready III III							

For **reporting timing**, select "Timing  $\rightarrow$  Report Timing Path". The following shows an example.

Design Vision - TopLevel.1 (butter	🕅 Report Timing Paths	
<u>File Edit View Select Highli</u>		
] 🖆 🔒 🖀 📔 ] 🔍 Q. 🛞 🤅	From: pin Selection[1]	) (*) (*) <b>(B)</b>
Logical Hier Cells (Hierar	Through: pin Selection[2]	
(i) Cell Name	To: pin Selection[3]	
	Report options	
-Df Dff_adder1	Worst paths per endpoint: 10 Maximum path delay:	
	Max paths per group: 10 Minimum path_delay:	
	Path type: full	
	Delay type: max	
	Sort by: Find true path	
	Significant digits: 3 Path delay threshold: 0	
	Г No <u>l</u> ine split Г <u>E</u> nable asynchronous arcs	
0:00:05 4	Show nets in <u>c</u> ombinational path     F Show net transition time	
0:00:05 4	☐ Show input pins in combinational path ☐ Show net capacitance	
0:00:05 4	Show dont_touch, size_only attributes for nets and cells	
Loading db file '	- Output options	
Optimization Co	전 To report <u>vi</u> ewer	
1 design_vision>	To file: /net/stu/grads/tmajumde/proj/guineapig/reports/timing.rpt Browse	-
	₽ Append to file	
design_vision>	OK Cancel Apply	
Ready		

This is how a timing report would look like. If it shows slack (MET), it means you're meeting timing requirements. Otherwise, it will show slack (VIOLATED). You can analyze each timing path in the report to find out what went wrong.

ST D	esign Vision - To	opLevel.1 (butterworth_iir_biquad)						- 0 ×		
<u>F</u> ile	Elle <u>Edit Vi</u> ew <u>S</u> elect <u>H</u> ighlight List <u>H</u> ierarchy <u>D</u> esign <u>Attributes</u> S <u>c</u> hematic <u>T</u> iming <u>T</u> est <u>P</u> ower <u>W</u> indow Help									
] 😂	888	] 0. 2. 8. 10 0. 6   🔹 4	> 💽 🗉 📼 🖬 🔛	📗 🔜 🖬 🔤 📗 butterworth_iir_biquad	•					
	P. Hier.1		_ <b>_</b> X	Report.1 - Timing						
13	Logical Hier	Cells (Hierarchical)	-	XIII		<i>i</i> %				
1		Cell Name Ref Name	Cell Path D							
ě	:D+t	D-two mult two mult add	two mult ad u	data arrival time		0.186				
à	: <b>D</b> ∙f	⊕fb_adder_i fb_adder	fb_adder_inst_u	clock myclk (rise edge)	10.000	10.000				
	:1D•f	:D-ff_adder1 ff_adder1	ff_adder1_inst_u	clock network delay (ideal)	0.000	10.000				
	:Df	:D•ff_adder2 ff_adder2	ff_adder2_inst_u	ff_reg2_reg[8]/CP (HS65_LS_DFPHQX4)	0.000	10.000 r				
				library setup time	-0.170	9.830				
				data required time		9.830				
				data remired time		9 830				
				data arrival time		-0.186				
				slack (MET)		9.644				
								-		
	0	J		I Demost 1		(				
	<u> </u>	Hier.1		Report.1		J				
	ff_re	eg2_reg[8]/CP (HS65_LS_DF	PHQX4) 0.000	10.000 r				<u> </u>		
	libra	ary setup time	-0.170	9.830						
	data	required time		9.830						
	data	remired time		9 830						
	data	arrival time		-0.186						
	slac	k (MET)		9.644						
	degign	vision						_		
	4									
		story						Options: V		
		story						options. •		
	design_vis	sion>								
Rea	łv									
- au	.,									

To **report power**, use "Design  $\rightarrow$  Report Power". You should see a dialog box like this.

Design Vision - TopLevel.1 (butterworth_iir_biquad)	the filment in the set of desired that the set of the	
<u>File Edit View Select Highlight List H</u> ierarchy <u>D</u> e	sign <u>A</u> ttributes S <u>c</u> hematic <u>T</u> iming <u>T</u> est <u>P</u> ower <u>Wi</u> ndow Help	
] 😂 🖶 🖨 🔯 ] 0. Q. 3. 3 0. 🖬 ] 🛎 魡 🛛	III Report Power	
R Hier.1	Report for	
Logical Hier Cells (Hierarchical)	Summary only 🔹	
Image: Desc.     Cell Name     Ref Name     Cell F       Image: Desc.     Detwo_mult     two_mult_add     two_m       Image: Desc.     Defm_adder1     ff_adder1     ff_adder2       Image: Defm_adder2     ff_adder2     ff_adder2     ff_adder2		2
	Exclude values <=	Ţ
PHier.1	humaning	
ff_reg2_reg[8]/CP (HS65_LS_DFPHQX4) library setup time data required time	F Exclude gower of boundary nets     F Report cumulative power[k]     Traverse hierarchy at all levels	A
data required time	Output options	
data arrival time	☑ To report <u>v</u> iewer	
slack (MET)	To file: /net/stu/grads/majumde/proj/guineapig/reports/power.rpt  Append to file	
design_vision>		
	OK Cancel <u>A</u> pply	<u> </u>
Log History		Options : 💌
design_vision>		
Design List		

This is what the result would look like.

De	ign V	/ision - TopLevel.1 (butterworth_iir_biquad) - [Report.2 - Power]							
Edit View Select Highlight List Hierarchy Design Attributes Schematic Timing Test Power Window Help									
] 😂	8	🚔 🚰 🖉 🕘 🔍 🛞 🐵 🖸 🗍 堂 魪 😰 🗐 🔤 🚟 🖼 📓 🖉 🖬 🖼 🐨 🔛 👘 bitterworth_iir_biquad 🛛 🔽							
	×								
Ĩ	Jace								
	***	*********************************		<u>×</u>					
	È.	Hier.1 Report.1 Report.2							
a E	P	Power-specific unit information :		-					
		Voltage Units = 1V							
		Capacitance Units = 1.000000pf							
		Time Units = 1ns							
		Dynamic Power Units = ImW (derived from V,C,T units)							
		hearage rower offics - inw							
		Cell Internal Power Breakdown							
		Combinational = 1.1119 uW (2%)							
		Sequential = 48.3102 uW (79%)							
		Other = 0.0000 mW (0%)							
		Combinational Count = 43							
		Sequential Count = 36							
		Other Count = 4							
		Cell Internal Power = 49.4221 uW (81%)							
		Net Switching Power = 11.4670 uW (19%)							
		Total Dynamic Bower - 60,0001 NW (100%)							
		Inter Dynamic Power = 00.0091 uw (100%)							
	c	Cell Leakage Power = 215.1039 nW							
				_					
	ć	design_vision>		_					
	•								
	Lo	Pig History		Options: 💌					
	de								
	ues	אוטונוע_ועוני							
Ready									

Finally, to save your netlist, use "File  $\rightarrow$  Save as" and select the filename, as shown below.

