## EE434

## ASIC and Digital Systems

## Midterm Exam 1

Feb. 22, 2017. (4:10pm - 5pm)
Instructor: Dae Hyun Kim (daehyun@eecs.wsu.edu)

## Name:

## WSU ID:

| Problem | Points |  |
| :---: | :---: | :--- |
| 1 | 10 |  |
| 2 | 10 |  |
| 3 | 10 |  |
| 4 | 20 |  |
| 5 | 10 |  |
| Total | 60 |  |

* Allowed: Textbooks, cheat sheets, class notes, notebooks, calculators, watches
* Not allowed: Electronic devices (smart phones, tablet PCs, laptops, etc.) except calculators and watches


## Problem \#1 (Static CMOS gates, 10 points).

The pFET network of the following nFET network is designed by the dual network of the nFET network. Represent $Y$ as a Boolean function of $a, b, c, d, e$ and $f$. (Try to simplify the Boolean function).


$$
\begin{gathered}
Y=\overline{a c e+a c f+\bar{a} \bar{c} e+\bar{a} \bar{c} f+\bar{a} d e+\bar{a} d f+b \bar{c} e+b \bar{c} f+b d e+b d f+\bar{b} \bar{d} e+\bar{b} \bar{d} f} \\
=\overline{a c(e+f)+\bar{a} \bar{c}(e+f)+\bar{a} d(e+f)+b \bar{c}(e+f)+b d(e+f)+\bar{b} \bar{d}(e+f)} \\
=\overline{(e+f) \cdot\{a c+\bar{a} \bar{c}+\bar{a} d+b \bar{c}+b d+\bar{b} \bar{d}\}} \\
=\overline{(\boldsymbol{e}+\boldsymbol{f}) \cdot\{\overline{\boldsymbol{a} \oplus \boldsymbol{c}}+\overline{\boldsymbol{a}} \boldsymbol{d}+\boldsymbol{b} \overline{\boldsymbol{c}}+\overline{\boldsymbol{b} \oplus \boldsymbol{d}}\}}
\end{gathered}
$$

## Problem \#2 (Analysis of CMOS gates, 10 points).

The following circuit is a sequential logic. Describe the function of the circuit in as much detail as possible ( $D$ : data input, $C K$ : clock, $s_{1}, s_{2}$ : control inputs).

Note:

- Logic
o F/F vs. Latch
o Positive-edge triggered vs. Negative-edge triggered (for F/F)
o Active-high vs. Active-low (for Latch)
- Control inputs
o Asynchronous vs. Synchronous
o Active-high vs. Active-low
o Set, Reset, Enable, Select, Additional input
o Dominance (e.g., Set dominates Reset, Enable dominates Set, etc.)

- If $s_{1}=0, Q=1 \rightarrow s_{1}$ is an asynchronous active-low set.
- If $s_{1}=1$ and $s_{2}=1, Q=0 \rightarrow s_{2}$ is an asynchronous active-high reset.
o Set dominates Reset.
- When $s_{1}=1$ and $s_{2}=0$
o If $C K=0, Q=$ hold.
o If $C K=1, Q=D$.
Thus, this is an active-high Latch with an asynchronous active-low set and an asynchronous active-high reset (Set dominates Reset).


## Problem \#3 (Transistor Sizing, 10 points).

Size the transistors in the following pull-down network. $R_{n}$ is the resistance of a 1 X NMOS transistor. Ignore parasitic capacitances. Target time constant: $\tau_{\text {target }}=R_{n} \cdot C_{L}$. Try to minimize the total area.


The longest path is b-d-e-f. Each of them is upsized to $4 X$. Then, we get $\mathrm{a}=\mathrm{c}=\mathrm{h}=\mathrm{i}=8 / 3$.
a: $8 / 3 X$
b: 4 X
c: $8 / 3 X$
d: 4X
e: 4X
f: 4X
g: 4X
h: $8 / 3 x$
i: $8 / 3 X$
j: 4X

Total width: $(34+2 / 3) X$
(If we upsize $a-c-f$ first, $a=c=h=i=f=j=3 X$. Then, $b=d=e=g=4.5 X$. Total width $=36 X$, which is worse than the above one.)

## Problem \#4 (Transistor Sizing, 20 points).

We want to design the following logic: $Y=\overline{\left(g_{1}+g_{2}+\cdots+g_{m}\right) \cdot\left(h_{1}+h_{2}+\cdots+h_{n}\right)}$ where $g_{1} \sim g_{m}$ and $h_{1} \sim h_{n}$ are the inputs of the gate. However, the static CMOS gate design methodology is not suitable for the design of the gate. Thus, we are going to design it using the dynamic CMOS design methodology. The following shows a schematic of the gate.

$R_{n}$ is the resistance of a 1 X nFET . Target time constant: $\tau_{\text {target }}=R_{n} \cdot C_{L}$. The nFET connected to $C K$ is upsized to $\boldsymbol{a} \times$, all the nFET connected to $g_{1} \sim g_{m}$ are upsized to $\boldsymbol{b} \times$, and all the nFETs connected to $h_{1} \sim h_{n}$ are upsized to $\boldsymbol{c} \times$ to satisfy the timing constraint ( $a, b, c$ are real numbers). Ignore all the parasitic capacitance. We minimize the total width

$$
\text { Width }=a+m \cdot b+n \cdot c
$$

Problem 4-1 (8 points): Find $a, b$, and $c$ minimizing the total width (i.e., represent each of $a, b$, and $c$ as a function of $n$ and $m$ ).

Timing constraint: $\frac{R_{n}}{a}+\frac{R_{n}}{b}+\frac{R_{n}}{c}=R_{n} \rightarrow \frac{1}{a}+\frac{1}{b}+\frac{1}{c}=1$. Set $a=\frac{1}{x}, b=\frac{1}{y}, c=\frac{1}{z}$. Then we minimize $F=\frac{1}{x}+\frac{m}{y}+\frac{n}{z}$ with constraint $x+y+z=1$.

$$
\begin{gathered}
\frac{\partial F}{\partial x}=-\frac{1}{x^{2}}+\frac{n}{z^{2}}=0 \rightarrow x=\frac{z}{\sqrt{n}} \\
\frac{\partial F}{\partial y}=-\frac{m}{y^{2}}+\frac{n}{z^{2}}=0 \rightarrow y=\frac{\sqrt{m} z}{\sqrt{n}} \\
z\left(\frac{1}{\sqrt{n}}+\frac{\sqrt{m}}{\sqrt{n}}+1\right)=1 \rightarrow z=\frac{\sqrt{n}}{1+\sqrt{m}+\sqrt{n}}
\end{gathered}
$$

$$
\begin{aligned}
& x=\frac{1}{1+\sqrt{m}+\sqrt{n}} \\
& y=\frac{\sqrt{m}}{1+\sqrt{m}+\sqrt{n}}
\end{aligned}
$$

Thus, we obtain the following:

$$
\begin{gathered}
a=(1+\sqrt{m}+\sqrt{n}) \times \\
b=\frac{1+\sqrt{m}+\sqrt{n}}{\sqrt{m}}=\left(1+\frac{1+\sqrt{n}}{\sqrt{m}}\right) \times \\
c=\frac{1+\sqrt{m}+\sqrt{n}}{\sqrt{n}}=\left(1+\frac{1+\sqrt{m}}{\sqrt{n}}\right) \times
\end{gathered}
$$

Problem 4-2 (12 points, True/False. Use your intuition or the formulas you derived in the above problem).)

- If we increase $n, a$ increases. True/ False)
o If $n$ goes up, increasing a can significantly reduce the size overhead.
- If we increase $m, a$ increases. (True/False)
o $n$ and $m$ are interchangeable, so if $m$ goes up, increasing $a$ can significantly reduce the size overhead.
- If we increase $n, b$ increases. True False)
o In this case ( $n$ increases), $a$ and $b$ can be treated the same way. Thus, $b$ should go up to minimize the total area.
- If we increase $m, b$ increases. (True /False)
o Increasing $m$ increases $a$ and $n$ or decrease $b$.
- If we increase $n, c$ increases. (True False)
- If we increase $m, c$ increases. True False)


## Problem \#5 (Logic Analysis, 10 points).

What does the following circuit do? Describe the function of the circuit in as much detail as possible (CK is a clock signal, D is an input, Q is an output). Note: if a node is floating, it holds its previous value.

(M. Afghahi, JSSC'91)

1) $C K=0, D=0$ : $n 3=1$, so $n 4$ is floating. If $n 4$ was $0, Q=0$ (hold). If $n 4$ was $1, Q=1$ (hold). In this case, $n 2=1$, but $C K=0$, so $n 5$ is driven by $n 4$. $\mathrm{Q}=$ hold.
2) $C K=0, D=0 \rightarrow 1: n 3$ is floating. If $n 3$ was $0, n 4$ was 1 , so $Q=1$ (hold). If $n 3$ was $1, n 4$ was floating, so Q is hold. $n 1$ is 0 , but $n 2$ is 1 because $\mathrm{CK}=0$, so $n 5$ is driven by $n 4$. Q=hold.
3) $C K=0, D=1$ or $D=1 \rightarrow 0$ : $Q=$ hold.
4) $\mathrm{CK}=0 \rightarrow 1: n 4$ is 0 , so $n 5$ is not driven by $n 4$ anymore. If D was 1 right before the clock rising edge, $n 1=0$. $n 2=$ floating (but it was 1 because CK was 0 ). Thus, $n 5$ is 0 , so $\mathrm{Q}=1$. If D was 0 right before the clock rising edge, $n 1$ was 1 . After the rising edge, $n 2=0$. Thus, $n 5=1$, so $\mathrm{Q}=0$. In other words, it captures the D value at the clock rising edge (positive-edge D-FF).
5) $\mathrm{CK}=1 \rightarrow 0: n 2=1$, so $n 5$ is not driven by the upper logic. $n 4$ was 0 right before the clock falling edge. If D was 0 right before the clock falling edge, $n 3=1$, so $n 4$ is floating
( $n 4$ holds the previous value 0 ), so $n 5=1$, so $\mathrm{Q}=0$. If D was 1 right before the clock falling edge, $n 3$ was 0 . After the clock falling edge, $n 3$ is floating (holds the previous value 0). Now, $\mathrm{CK}=0$, so $n 4=1$, so $n 5=0$, so $\mathrm{Q}=1$. In other words, it captures the D value at the clock falling edge (negative-edge D-FF).

This is a dual-edge D-FF.

