EE234

Microprocessor Systems

Midterm Exam 1

Oct. 10, 2022. (2:10pm – 3pm)

Instructor: Dae Hyun Kim (<u>daehyun@eecs.wsu.edu</u>)

Name:

WSU ID:

Problem	Points	
1	10	
2	10	
3	20	
4	30	
5	30	
Total	100	

Problem #1 (Bit manipulation, 10 points)

Suppose R# is a <u>16-bit register</u>. The data stored in R# is treated as an <u>unsigned binary</u> <u>number</u>. R1 has an input data. The following two instructions perform an arithmetic operation. <u>Explain</u> what it does (i.e., briefly explain the meaning of the data stored in R2 in terms of arithmetic operations) <u>or draw a graph</u> of (R1 vs. R2). Here, "arithmetic" means something like addition, subtraction, multiplication, division (quotient), division (remainder), square root, transcendental functions, etc. <u>Ignore overflow/underflow</u> <u>exceptions in the operations</u>.

MOV R2, R1, LSL #2

EOR R2, R2, #0x0002

Problem #2 (Bit manipulation, 10 points)

Suppose R# is an <u>8-bit register</u>. R_1 and R_2 are given as follows:

$$R_1 = x_7 x_6 x_5 x_4 x_3 x_2 x_1 x_0$$
$$R_2 = y_7 y_6 y_5 y_4 y_3 y_2 y_1 y_0$$

Write an assembly code to generate R_3 from R_1 and R_2 . You can use the following instructions only. (&: logical AND. |: logical OR, ^: logical XOR)

• AND, ORR, EOR, MOV (including LSL, LSR)

$$R_3 = (1)(0)(\overline{x_1})(\overline{y_0}) (x_7 \& y_7)(0)(1)(0)$$

(i.e., if $R_3 = a_7 a_6 \dots a_0$, then $a_7 = 1$, $a_6 = 0$, $a_5 = \overline{x_1}$, $a_4 = \overline{y_0}$, $a_3 = x_7 \& y_7$, $a_2 = 0$, $a_1 = 1$, $a_0 = 0$.)

Problem #3 (ARM assembly, 20 points)

main: MOV R1, #1 MOV R2, #1 MOV R3, #0 MOV R4, #4 loop1: MOV R0, R3, LSL #2 MOV R5, R2, LSL #1 ADD R0, R0, R5 ADD R0, R0, R1 CMP R4, #7 BGE end MOV R3, R2 MOV R2, R1 MOV R1, R0 ADD R4, R4, #1 B loop1 end: // end of code

(20 points) What is the value of the data stored in R0 when the following program ends?

Problem #4 (ARM assembly, 30 points)

What is the value of the data stored in <u>R5</u> when the program ends?

main: MOV R5, #0 MOV R1, #1 loop1: CMP R1, #5 BGT end1 MOV R2, R1 loop2: CMP R2, #5 BGT end2 MOV R3, R2 loop3: CMP R3, #5 BGT end3 ADD R5, R5, R3 ADD R3, R3, #1 B loop3 end3: ADD R2, R2, #1 B loop2 end2: ADD R1, R1, #1 B loop1 end1: // end of code

(Hint: This code has three "for" loops. You can translate the code into a C code, and then analyze it.)

Problem #5 (ARM assembly, 30 points)

Translate the following C code into an assembly code.

```
int a, b, c;
a = 0;
b = 0;
c = 0;
while ( (a < 10) && (b < 10) ) {
    a = a + 1;
    b = b + a;
if ( c == 20 )
    break; // get out of the while loop
    c = c + b;
}
```

- Use the assembly instructions listed in the last page only.
- a is in R0, b is in R1, and c is in R2.
- The exit point (the end of the if statement) could be just an address label.

Assembly Instructions

R# is a register. (# = 0 ~ 12)

Instruction	Meaning		
	Bitwise inversion. (Rd = Bitwise-NOT Ra)		
MVN Rd, Ra	Before 0 0 0 0 1 1 0 0		
	After 1 1 1 0 0 1 1		
Bitwise AND. (Rd = Ra AND Rb), (Rd = Ra AND #imm)			
AND Rd, Ra, Rb AND Rd, Ra, #imm	Ra 0 0 0 0 1 1 1 1		
	Rb 1 1 1 1 0 1 1 1		
	Rd 0 0 0 0 1 1 1		
Bitwise OR, (Rd = Ra OR Rb), (Rd = Ra OR #imm)			
ORR Rd, Ra, Rb ORR Rd, Ra, #imm	Ra 0 0 0 1 1 0 0		
	Rb 1 1 0 1 0 0 1 0		
	Bitwise exclusive-OR. (Rd = Ra \oplus Rb), (Rd = Ra \oplus #imm)		
EOR Rd, Ra, Rb			
EOR Rd, Ra, #imm			
	Rd 1 0 0 0 1 1 1		
	Logical shift right by (#imm) bits. (Rd = Ra >> #imm)		
MOV Rd, Ra, LSR #imm	Ex) #imm = 3		
MOV Rd, Ra, LSL #imm	Logical shift left by (#imm) bits. (Rd = Ra << #imm)		
	$\begin{bmatrix} 2x \\ mmm - 3 \end{bmatrix}$		
	After 0 1 1 0 1 0 0 0		
MOV Rd. Ra	(Rd = Ra)		
MOV Rd, #imm	(Rd = #imm)		
ADD Rd, Ra, Rb	(Rd = Ra + Rb)		
ADD Rd, Ra, #imm	(Rd = Ra + #imm)		
SUB Rd, Ra, Rb	(Rd = Ra - Rb)		
SUB Rd, Ra, #imm	(Rd = Ra - #imm)		
CMP Rd, #imm CMP Rd, Ra	Set $Z = 1$ if Rd == #imm. Otherwise, $Z = 0$. (Z is the Zero field of the CPSR.)		
	Set $Z = 1$ If $Ru = -Ra$. Otherwise, $Z = 0$. Notice that N I= V is Rd < #imm or Rd < Ra		
B [addr]			
BEQ. BNE. BLT. BGT.	Branch to [addr] if (BEQ: R1 == R2), (BNE: R1 != R2), (BLT: R1 < R2) (BGT:		
BGE, BLE [addr]	R1 > R2), (BGE: R1 >= R2), (BLE: R1 <= R2)		
LDR Rd, [Ra, #imm]	Load the data stored at [Ra + #imm] to Rd.		
STR Rd, [Ra, #imm]	Store the data stored in Rd to [Ra + #imm].		