#### EE234

## **Microprocessor Systems**

#### Midterm Exam

## Oct. 25, 2019. (3:10pm - 4pm)

## Instructor: Dae Hyun Kim (<u>daehyun@eecs.wsu.edu</u>)

#### Name:

#### WSU ID:

Problem	Points	
1	10	
2	10	
3	10	
4	10	
5	10	
6	15	
7	15	
Total	80	

#### Problem #1 (Bit manipulation, 10 points)

Suppose R# is an 8-bit register. The data stored in R# is treated as an unsigned binary number. The following instruction performs an arithmetic operation. Explain what it does (i.e., briefly explain the meaning of the data stored in R2 in terms of arithmetic operations). Here, "arithmetic" means something like addition, subtraction, multiplication, division (quotient), division (remainder), square root, transcendental functions, etc.

AND R2, R1, #0x0F

## Problem #2 (Bit manipulation, 10 points)

Suppose R# is an 8-bit register. The data stored in R# is treated as an unsigned binary number. The following instruction performs an arithmetic operation. Draw a graph for the following instruction. The x-axis should be the value stored in R1 and the y-axis should be the value stored in R2.

AND R2, R1, #0xF8

## Problem #3 (Bit manipulation, 10 points)

All the data stored in the registers are two's complement binary numbers. Draw a graph for the following instruction. The x-axis should be the value stored in R1 and the y-axis should be the value stored in R2.

LSR R2, R1, #1 LSL R2, R2, #1

#### Problem #4 (ARM assembly, 10 points)

Suppose R# is an 8-bit register. 1) What is the value of the data stored in R2 when the program ends? 2) What is the meaning of the code? Explain briefly.

MOV R1, #250 MOV R2, #0 loop1: AND R3, R1, 0x01 AND R4, R1, 0x02 LSR R4, #1 OR R3, R3, R4 INV R3 AND R3, #0x01 ADD R2, R2, R3 SUB R1, #1 CMP R1, #0 BEQ end B loop1 end: // end of code

## Problem #5 (ARM assembly, 10 points)

Suppose R# is an 8-bit register. Write an assembly code to count the number of 1's in R1. The result must be stored in R2. For example, suppose R1 = 0110 1010 (given). Then, R2 will be 0000 0100 (#4) after the execution of your code. Use only the instructions shown in the instruction sheet. You can also use subroutines. The performance of the code doesn't matter as long as the code works.

### Problem #6 (ARM assembly, 15 points)

In Code 1, we call subroutine "func2" in the "main" routine. Inside "func2", we call subroutine "func3" without backing-up the data stored in LR. Thus, when "func3" is done, we can come back to "func2", but we cannot return back to the main routine from "func2".

In Code 2, we call subroutine "func2" in the "main" routine. Inside "func2", we still call subroutine "func3" without backing-up the data stored in LR. Thus, when "func3" is done, we come back to "func2", then we use the unconditional jump instruction ("B") to come back to the main routine. Will Code 2 work? Explain why it can work (or why it cannot work).

main:	main:
SUB	SUB
BL func2	BL func2
func1:	func1:
ADD	ADD
B end	B end
func2:	func2:
BL func3	BL func3
BX LR	B func1
func3:	func3:
BX LR	BX LR
end:	end:
// end of code	// end of code
<code 1=""></code>	<code 2=""></code>

#### Problem #7 (ARM assembly, 15 points)

Let's use the 32-bit ARM architecture, i.e., R# is a 32-bit register and the register file has 16 registers (and R13 is the stack pointer, R14 is the link register, and R15 is the program counter). R5 has a positive number (given to you). Write an assembly code to find out whether the number in R5 is a prime number or not. If it is a prime number, set R6 to 1. If not, set R6 to 0. Use only the instructions shown in the instruction sheet (but do not use LDR and STR). You can also use subroutines. The performance of the code doesn't matter as long as the code works.

# Assembly Instructions

R# is a register. (# =  $0 \sim 12$ )

Instruction	Meaning		
	Bitwise inversion.		
INV Rd	Before 0 0 0 0 1 1 0 0		
	After 1 1 1 1 0 0 1 1		
	Bitwise AND. (Rd = Ra AND Rb), (Rd = Ra AND #imm), (Rd = Rd AND #imm)		
AND Rd, Ra, Rb	Ra 0 0 0 1 1 1 1		
AND Rd, Ra, #imm	Rb 1 1 1 0 1		
AND Rd, #imm	Rd 0 0 0 0 1 1 1		
	Bitwise OR. (Rd = Ra OR Rb), (Rd = Ra OR #imm), (Rd = Rd OR #imm).		
OR Rd Ra Rb	Ra 0 0 0 1 1 0 0		
OR Rd. Ra. #imm	Rb 1 1 0 1 0 0 1 0		
OR Rd, #imm	Rd 1 1 0 1 1 1 0		
	Bitwise exclusive-OR. (Rd = Ra $\oplus$ Rb). (Rd = Ra $\oplus$ #imm). (Rd = Rd $\oplus$ #imm)		
EOD Dd Da Dh	Ra 0 1 0 1 0 1 0 1		
FOR Rd Ra #imm	Rb 1 1 0 1 0 0 1 0		
EOR Rd. #imm			
,			
	Logical shift right by (#imm) hits (Rd = Rd >> #imm) (Rd = Rd >> #imm)		
	Ex) $\#$ imm = 3		
LSR Rd, Ra, #imm	Before 1 0 0 1 1 0 1		
LSR Rd, #imm	After 0 0 0 1 0 0 1		
	Logical shift left by (#imm) bits. (Rd = Ra << #imm), (Rd = Rd << #imm)		
LSL Rd. Ra. #imm	Ex) #imm = 3		
LSL Rd. #imm			
,	After 0 1 1 0 1 0 0 0		
	(Pd - Po)		
MOV Rd #imm	(Rd = Himm)		
ADD Rd Ra Rb	(Rd = Ra + Rb)		
ADD Rd. Ra. #imm	(Rd = Ra + #imm)		
ADD Rd, #imm	(Rd = Rd + #imm)		
SUB Rd, Ra, Rb	(Rd = Ra - Rb)		
SUB Rd, Ra, #imm	(Rd = Ra - #imm)		
SUB Rd, #imm	(Rd = Rd - #imm)		
CMP Rd. #imm	Set Z = 1 if Rd == #imm. Otherwise, Z = 0. (Z is the Zero field of the CPSR.)		
CMP Rd, Ra	Set $Z = 1$ if $Rd == Ra$ . Otherwise, $Z = 0$ .		
PEO [addr]	NOTICE THAT N != V IS KC < #IMM OF KC < Ka. Proposition to forder if $T = 1$ Ev) CMD D1 D2 DEC to $T = 0$ to to the first ED1 == D2		
BNE [addr]	Didition to [aduit] if $Z = 1$ . EX) OWIT R1, R2. BEQ (a) $\rightarrow$ G0 to (a) if R1 == R2. Branch to [addr] if $Z = 0$ . Ex) CMD R1, R2, RNE for $\infty$ Go to for if R1 = R2.		
	Branch to [addr] if N I= V Ex) CMP R1 R2 RI T tar $\rightarrow$ Go to tar if R1 < P2		
I DR Rd [Ra #imm]	$\Box$ load the data stored at [Ra + #imm] to Rd		
STR Rd, [Ra. #imm]	Store the data stored in Rd to [Ra + #imm].		