

Chapter Seven

MEMORY

EE424 Spring 2003

1


Memories: Review


• SRAM:

- value is stored on a pair of inverting gates
- very fast but takes up more space than DRAM (4 to 6 transistors)

• DRAM

- value is stored as a charge on capacitor (must be refreshed)
- very small but slower than SRAM (factor of 5 to 10)





EE424 Spring 2003


Exploiting Memory Hierarchy

Users want large and fast memories!

SRAM access times are 2 - 25ns at cost of \$100 to \$250 per Mbyte. DRAM access times are 60-120ns at cost of \$5 to \$10 per Mbyte. Disk access times are 10 to 20 million ns at cost of \$.10 to \$.20 per Mbyte.

1997

- Try and give it to them anyway
 - build a memory hierarchy



EE424 Spring 2003

3

Locality

- · A principle that makes having a memory hierarchy a good idea
- · If an item is referenced,

temporal locality: it will tend to be referenced again soon spatial locality: nearby items will tend to be referenced soon.

Why does code have locality?

- Our initial focus: two levels (upper, lower)
 - block: minimum unit of data
 - hit: data requested is in the upper level
 - miss: data requested is not in the upper level

EE424 Spring 2003

Cache

- Two issues:
 - How do we know if a data item is in the cache?
 - If it is, how do we find it?
- Our first example:
 - block size is one word of data
 - "direct mapped"

For each item of data at the lower level, there is exactly one location in the cache where it might be.


e.g., lots of items at the lower level share locations in the upper level

EE424 Spring 2003


5


Direct Mapped Cache

• Mapping: address is modulo the number of blocks in the cache



EE424 Spring 2003





Hits vs. Misses

- Read hits
 - this is what we want!
- · Read misses
 - stall the CPU, fetch block from memory, deliver to cache, restar t
- Write hits
 - can replace data in cache and memory (write-through)
 - write the data only into the cache (write-back the cache later)
- Write misses:
 - read the entire block into the cache, then write the word

EE424 Spring 2003

9


Cache Miss

- Sources (Three Cs):
 - Compulsory
 - Capacity
 - Conflict
- Impact on CPUtime
 - CPUtime = IC × CPI × cct

EE424 Spring 2003

Hardware Issues

Make reading multiple words easier by using banks of memory




• It can get a lot more complicated...

EE424 Spring 2003

11

Performance

• Increasing the block size tends to decrease miss rate:



• Use split caches because there is more spatial locality in code:

| Program | Block size in words | Instruction miss rate | Data miss rate | Effective combined miss rate |
|---------|---------------------|-----------------------|----------------|------------------------------|
| gcc | 1 | 6.1% | 2.1% | 5.4% |
| | 4 | 2 0% | 1 7% | 1.9% |
| spice | 1 | 1.2% | 1.3% | 1.2% |
| · · | 4 | 0.3% | 0.6% | 0.4% |

EE424 Spring 2003

Performance

• Simplified model:

execution time = (execution cycles + stall cycles) ^ cycle time stall cycles = # of instructions ^ miss ratio ^ miss penalty


- Two ways of improving performance:
 - decreasing the miss ratio
 - decreasing the miss penalty

What happens if we increase block size?

EE424 Spring 2003

13

Decreasing miss ratio with associativity





Compared to direct mapped, give a series of references that:

- results in a lower miss ratio using a 2-way set associative cache
- results in a higher miss ratio using a 2-way set associative cache

assuming we use the "least recently used" replacement strategy

EE424 Spring 2003







Decreasing miss penalty with multilevel caches

- Add a second level cache:
 - often primary cache is on the same chip as the processor
 - use SRAMs to add another cache above primary memory (DRAM)
 - miss penalty goes down if data is in 2nd level cache
- Example:
 - CPI of 1.0 on a 500Mhz machine with a 5% miss rate, 200ns DRAM access
 - Adding 2nd level cache with 20ns access time decreases miss rate to 2%
- Using multilevel caches:
 - try and optimize the hit time on the 1st level cache
 - try and optimize the miss rate on the 2nd level cache

EE424 Spring 2003


17



Virtual Memory

Topics after this slide will not be part of the final exam

• Main memory can act as a cache for the secondary storage (disk)



Advantages:

- illusion of having more physical memory
- program relocation
- protection

EE424 Spring 2003


Pages: virtual memory blocks


- Page faults: the data is not in memory, retrieve it from disk
 - huge miss penalty, thus pages should be fairly large (e.g., 4KB)
 - reducing page faults is important (LRU is worth the price)
 - can handle the faults in software instead of hardware
 - using write-through is too expensive so we use writeback





Physical address

EE424 Spring 2003









Modern Systems

Very complicated memory systems:

| Characteristic | Intel Pentium Pro | PowerPC 604 |
|------------------|---|---|
| Virtual address | 32 hits | 52 hits |
| Physical address | 32 bits | 32 bits |
| Page size | 4 KB. 4 MB | 4 KB, selectable, and 256 MB |
| TLB organization | A TLB for instructions and a TLB for data | A TLB for instructions and a TLB for data |
| - | Both four-way set associative | Both two-way set associative |
| | Pseudo-LRU replacement | LRU replacement |
| | Instruction TLB: 32 entries | Instruction TLB: 128 entries |
| | Data TLB: 64 entries | Data TLB: 128 entries |
| | TLR misses handled in hardware | TLR misses handled in hardware |



| Characteristic | Intel Pentium Pro | PowerPC 604 |
|---------------------|-----------------------------------|----------------------------------|
| Cache organization | Split instruction and data caches | Split intruction and data caches |
| Cache size | 8 KB each for instructions/data | 16 KB each for instructions/data |
| Cache associativity | Four-way set associative | Four-way set associative |
| Replacement | Approximated LRU replacement | I RU replacement |
| Block size | 32 bytes | 32 bytes |
| Write policy | Write-back | Write-back or write-through |

EE424 Spring 2003

Some Issues

- Processor speeds continue to increase very fast
 much faster than either DRAM or disk access times
- Design challenge: dealing with this growing disparity
- Trends:
 - synchronous SRAMs (provide a burst of data)
 - redesign DRAM chips to provide higher bandwidth or processing
 - restructure code to increase locality
 - use prefetching (make cache visible to ISA)

EE424 Spring 2003