# EE334 COMPUTER ARCHITECTURE

School of Electrical Engineering and Computer Science

## WASHINGTON STATE UNIVERSITY

# **Topics**

#### 1. Computer Abstractions and Technology (Chapter 1)

- 1.1 Programs
- 1.2 Integrated circuits
- 1.3 Microprocessors

#### **2. Instruction Set Architecture**

- 2.1 Instruction types: Arithmetic, Logic, Branch, Memory
- 2.2 Operand storage, type and size
- 2.3 Examples of instruction sets (MIPS)

#### **3. Computer Arithmetic**

- 3.1 Number representation
- 3.2 Addition/Subtraction
- 3.3 ALU
- 3.4 Multiplication/Division
- 3.5 Floating Point

#### (Chapter 2)

(Chapter 3)

#### José Delgado-Frias

# **Topics (Cont'd)**

#### 4. Processor Architecture

- 4.1 Building a Datapath
- 4.2 Pipelining principle
- 4.3 Pipelined datapth and control
- 4.4 Data hazards and forwarding
- 4.5 Control (branch) Hazards
- 4.6 Instruction-level parallelism
- 4.7 AMD Opteron X4

#### (Chapter 4)

# **Topics (Cont'd)**

#### **5. Memory Hierarchy**

5.1 Principle of locality5.2 Memory hierarchy5.3 Cache memory5.4 Virtual Memory

#### 6. Multicore and Multiprocessor

- 6.1 Parallel Processing
- 6.2 Share Memory Multiprocessors
- 6.3 Hardware Multithreading
- 6.4 Message passing multiprocessors

#### (Chapter 5)

#### (Chapter 7)

## **Textbook**

D. A. Patterson and J. L. Hennessy,
 *Computer Organization and Design: The Hardware/Software Interface,* <u>Fourth Edition</u>. Morgan Kaufmann Publishers, 2009.

## **Basic components**



# **Computer System**



# **Computer System**



#### José Delgado-Frias

## **Abstraction**

- Delving into the depths reveals more information
- An abstraction omits unneeded detail, helps us cope with complexity

# What are some of the details that appear in these familiar abstractions?

{int temp; temp = v[k]; v[k] = v[k+1]; v[k+1] = temp; } C compiler swap: muli \$2, \$5,4 add \$2, \$4,\$2 lw \$15, 0(\$2) lw \$16, 4(\$2) sw \$16, 0(\$2) sw \$16, 0(\$2) sw \$15, 4(\$2) jr \$31

swap(int v[], int k)

High-level

language

program

program

(for MIPS)

**Binary machine** 

language

program

(for MIPS)

(in C)

# **Below the program**

#### • High-level language program (in C)

```
swap (int v[], int k)
(int temp;
        temp = v[k];
        v[k] = v[k+1];
        v[k+1] = temp;
)
```

### Assembly language program (MIPS)



# • Machine (object) code (MIPS)

assembler

C compiler

# **Computer history**

- Generation -1:
- **Generation 0:**
- **Generation 1:**
- **Generation 2:**
- **Generation 3:**
- **Generation 4:**
- **Generation 5:**

 The early days
 ???-1642

 Mechanical
 1642-1935

 Electromechanical
 1935-1945

 Vacuum tubes
 1945-1955

 Discrete transistors
 1955-1965

 Integrated circuits
 1965-1980

 VLSI
 1980-???



### Generation 1: -Electromechanical (1935-1945) Numbered pages

Grace Murray Hopper found the first computer bug beaten to death in the jaws of a relay. She glued it into the logbook of the computer and thereafter when the machine stopped (frequently) she told Howard Aiken that they were "debugging" the computer.

9/9 antan started 1.2700 9.032 847 025 0800 7 846 995 const anton , 1000 4.615925059(-2) 476415-(23) 13 40 (032) 2. 130476415 2.130676415 fould swent sned test KUD 11,000 In T (Sine check) 1100 Started -lie 1525 d-85 Relay #70 Panel F 1545 (moth) in relay. First actual case of buy being found. and any stanty. cloud down. 1700

for USA patent

# **Integrated Circuits**

- Rapidly changing field:
  - vacuum tube  $\rightarrow$  transistor  $\rightarrow$  IC  $\rightarrow$  VLSI
  - doubling every 1.5 years:
     *memory capacity processor speed*
    - (Due to advances in technology <u>and</u> organization)

## Intel 4004



- In 1971, Ted Hoff produced the Intel 4004 in response to the request from a Japanese company (Busicom) to create a chip for a calculator
- It is the first microprocessor, i.e. the first processor-on-achip



EE 334

## Altair



- Developers Edward Roberts, William Yates and Jim Bybee spent 1973-1974 to develop the MITS Altair 8800, the first personal computer.
- Priced \$375, it contained
   256 bytes of memory,
   but had no keyboard, no
   display, and no auxiliary
   storage device.
- Later, Bill Gates and Paul Allen wrote their first product for the Altair
   -- a BASIC compiler

## Intel 4004



## **Intel Pentium II**



# Pentium III (2000)



José Delgado-Frias

- •PIC Programmable Interrupt Controller
- •E/BBL External/Back-side Bus Logic
- •CLK Clocking
- •L2 Level 2 cache
- •DTLB Data Translation Look-aside Buffer
- •DCU Data Cache Unit
- •BTB Branch Target Buffer
- •BAC Branch Address Calculator
- •TAP Testability Access Port
- •IFU Instruction Fetch Unit
- •PMH Page Miss Handler

- •PFU Packed FPU (MMX)
- •SIMD Packed Floating point
- •MOB Memory Order Buffer
- •IEU Integer Execution Unit
- •RAT Register Alias Table
- •FEU FPU Execution Unit
- •MIU Memory Interface Unit
- •RS Reservation Station
- •ID Instruction Decode
- •ROB Re-Order Buffer
- •MS Micro-instruction Sequencer

# **Intel Pentium 4**



#### Fall 2002

- 2.80 GHz
- 0.13-micron technology
- 478-pin package
- 512 KB L2 Cache
- 50 Amps
- Vcc = 1.5V

# **SONY PlayStation 2000**



Figure 1. PlayStation 2000 employs an unprecedented level of parallelism to achieve workstation-class 3D performance.

### **SONY PlayStation 3 Processor**



Power Processor Element

SPIKED: Two different types of processors share the work of the game in *Resistance: Fall of Man*. When a player hurls a spike-flinging grenade at a monster, the Power Processor Element (PPE) asks two Synergistic Processor Elements (SPEs) to calculate collisions between the spikes and everything else. If a spike hits a monster, the PPE coordinates the work of other SPEs to determine the result of the impact.



The PPE asks two SPEs if any of the spikes have collided with anything.



One SPE responds that a spike hit a Chimera in the gut.



The PPE determines that the spike has killed the Chimera.



The PPE orders an SPE to compute the Chimera's physical response to the spike's impact.



CELL CITY MAP: The Cell microprocessor that will power Sony's PlayStation 3 game console has nine processor cores. The core making up the left quarter of the chip is similar to the processors in Apple computers. The other eight cores, notable by their columns of memory [brown], are designed to do multimedia tasks.

# **Chip Thermal Map**



## **XBOX 360**



# **CPU (Xbox 360)**



José Delgado-Frias

# Why Such Change in 12 years?

- Performance
  - Technology Advances
    - CMOS VLSI dominates older technologies (TTL, ECL) in cost <u>AND</u> performance
  - Computer architecture advances improves low-end
    - RISC, superscalar, RAID, ...
- Price: Lower costs due to ...
  - Simpler development
    - CMOS VLSI: smaller systems, fewer components
  - Higher volumes
    - CMOS VLSI: same dev. cost 10,000 vs. 10,000,000 units
  - Lower margins by class of computer, due to fewer services
- Function
  - Rise of networking/local interconnection technology

## Performance



# **Metrics of Performance**



## **CPU** time



## **Computer Architecture**

## Computer Architecture = Instruction Set Architecture + Machine Organization + ...

## **Computer Architecture's Changing Definition**

- 1950s to 1960s: Computer Architecture Course Computer Arithmetic
- 1970s to mid 1980s: Computer Architecture Course Instruction Set Design, especially ISA appropriate for compilers
- 1990s: Computer Architecture Course Design of CPU, memory system, I/O system, Multiprocessors
- 2000s: Computer Architecture Course Design of CPU (Performance & Power), Memory system, I/O, embedded systems, wireless.

# **Instruction Set Architecture (ISA)**



# Interface Design (ISA)

#### A good interface:

- Lasts through many implementations (portability, compatibility)
- Is used in many different ways (generality)
- Provides convenient functionality to higher levels
- Permits an efficient implementation at lower levels

