# A 0.22-μW Single-Bit VCO-Based Time-Domain Sensor-to-Digital Front-End With Reduced Supply Sensitivity

Huan Hu<sup>®</sup>, Graduate Student Member, IEEE, and Subhanshu Gupta<sup>®</sup>, Senior Member, IEEE

Abstract—Future energy harvesting systems require ultra-low supply sensor interfaces operating at sub-0.4 V. Time-based sensor-to-digital interfaces, though compatible with ultra-low supply, are highly sensitive to inherent mismatch in the current-controlled ring oscillators (CCRO) especially in a multibit architecture. Contrary to a multi-bit sensor interface, this work realizes a single-bit system replacing the multi-phase CCRO with a nanoWatt current-controlled relaxation oscillator (CCRxO) and thus obviating the significant delay cell mismatch in the CCROs. In addition, we propose a time domain calibration loop (TDCL) to mitigate the high signal-to-noise and distortion ratio (SNDR) sensitivity related to the K<sub>VCO</sub> variation with respect to supply. A pulse-biasing circuit is proposed for fast settling of the internal nodes and facilitate quick switching between calibration and data conversion modes. The proposed closed-loop single-bit VCO-based sensor-to-digital front-end with TDCL was fabricated in 180 nm CMOS technology. Operating under 0.35 V, the chip consumes a total power consumption of 0.22  $\mu$ W only with a SNDR of 63.2 dB. The SNDR variation is measured to be only 1.7 dB with more than 50% supply variation validating the effectiveness of the proposed TDCL.

*Index Terms*—VCO-based sensor-to-digital front-end, ultralow supply, low-leakage circuits, time-domain offset calibration, fast pulse-biasing.

## I. INTRODUCTION

**E**NERGY harvesters, as the replacement of conventional batteries in the future micro-sensing systems, are able to collect energy in various forms from the surroundings and convert into electricity. However, the scavenged energy randomly depends on the environment and use conditions which tends to be unreliable. Additionally, the open circuit (OC) voltage (<0.5 V) of most of the energy harvesters are quite limited as evident in Fig. 1(a) [1]–[4]. State-of-the-art energy harvesting systems thus rely on DC-DC converters and power management units [5] to provide a well-regulated supply for CMOS electronics to survive.

Recent works on ultra-low-supply sensor interfaces have offered tremendous opportunity to run directly with energy harvesters without any DC-DC converters. Further merging the

Manuscript received March 7, 2021; revised June 22, 2021; accepted July 7, 2021. This work was supported in part by the National Science Foundation CAREER under Award 1944688 and in part by the Washington Research Foundation (WRF). This article was recommended by Associate Editor J. Lota. (*Corresponding author: Huan Hu.*)

The authors are with the School of Electrical Engineering and Computer Science, Washington State University, Pullman, WA 99164 USA (e-mail: huan.hu@wsu.edu).

Color versions of one or more figures in this article are available at https://doi.org/10.1109/TCSI.2021.3096838.

Digital Object Identifier 10.1109/TCSI.2021.3096838

 $10^{-2}$ PV cell (indoor light <5mW/cm<sup>2</sup> Voc<0.5V Power density (W/cm 10<sup>-3</sup> **Biofuel cell** (Body fluid <1mW/cm V<sub>oc</sub><0.5V 10<sup>-4</sup> Thermal tag <100uW/cm Body heat Voc<0.1V 10-5 RF energy <10µW/cm<sup>2</sup> V<sub>oc</sub><0.5V Voc<40mV 10<sup>-6</sup> 10<sup>-1</sup> 10<sup>-2</sup> Open circuit voltage (V) (a) JSSC12 SD-FE -> + OVCO: Passive integrator 130nm 🔺 JSSC15 ADC -> </
<tr>
VCO;
Inverter integrator 80 ESSCIRC14 130nm 130nm 🔺 SSCL18 ▲JSSC19 JSSC07 200R (dB) 50 20 28nm 130nm This work JSSC12 180nm 130nm 🔶 🔺 TCAS-II17 ESSCIRC16 ESSCIRCO 65nm JSSC18 65nm 90nm 50 JSSC12 ES\$CIRC06 ۵ ISSCC10 TCAS-II20 40 180nm Power<1uW 30 10<sup>-8</sup> 10<sup>-6</sup> 10<sup>-4</sup> Power consumption (W) (b)

Fig. 1. (a) Power density and open circuit voltage range of various energy harvester that can be potentially integrated into a wearable or implantable sensor, and (b) survey on power consumption vs. SNDR of  $\Delta \Sigma$  ADC and SD-FE under sub-0.5 V supply (2006-2020).

front-end amplifier with the analog-to-digital converter (ADC) and realizing a noise shaping direct sensor-to-digital front-end (SD-FE) has created significant power and area savings [6]–[9]. Fig. 1(b) summarizes the recent state-of-theart sub-0.5 V worksincluding both  $\Delta \Sigma$ -ADC and direct SD-FE that can be potentially integrated into an energy harvesting system. From Fig. 1(b), it is evident that these works fall into three major categories: (i) inverter-based integrator [10]–[17], (ii) passive integrator [18], [19], and (iii) voltage-controlled oscillator (VCO)-based integrator [20]–[25]. Even though the inverter-based architecture can achieve higher signalto-noise and distortion ratio (SNDR) using higher orders of

1549-8328 © 2021 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See https://www.ieee.org/publications/rights/index.html for more information. noise shaping, multi-stage opamps are required to realize a high open loop gain which increases power consumption. The passive-integrator architecture demonstrates comparable SNDR with reasonable power consumption. Yet the passive elements are sensitive to PVT variation and can hardly maintain stable performance. In contrast, the VCO-based integrator benefits from the time-domain nature and digital-intensive architecture, and hence it has the potential to achieve high signal-to-quantization noise ratio (SQNR) at ultra-low supply voltage. Moreover, it readily scales with CMOS technology yielding energy and area efficient design.

Among the VCO-based approaches, the single-bit quantization benefits from smaller propagation delays in the critical path at ultra-low supply voltage [25] as compared to multi-bit designs. However, this degrades the system energy efficiency as the ring-oscillator (RO) based single-bit  $\Delta \Sigma$  modulator does not use the inherent multi-phase RO outputs [20], [25], [26]. Additionally, the VCO gain,  $K_{VCO}$ , is highly supply dependent negatively impacting the SQNR variation. Prior work in [24] used a self-compensated current reference to mitigate the VCO current variation. Nevertheless, a 16-bit trimming is still required to deal with the local mismatch. A resistive digital-to-analog converter (R-DAC) was introduced at the input in [25] to tune the V-F characteristic of the VCO. However, the R-DAC tuning for each supply point makes it inefficient and cumbersome. The R-DAC further reduces the input impedance while adding input-referred noise, which makes it infeasible to directly interface with the sensor.

To address the aforementioned issues, this work proposes a sub-0.4V VCO-based single-bit SD-FE architecture including: (i) a nanowatt relaxation oscillator (RxO) replacing the RO to enable single-bit operation followed by (ii) the necessary digital blocks for frequency-to-digital conversion, (iii) a cost-efficient time-domain calibration loop (TDCL) to ensure robust operation over supply variation, and (iv) a pulse-biasing technique for fast switching between calibration and data conversion modes. Benefited from the digital-intensive architecture and time-domain nature, the SD-FE directly operates under sub-threshold supply voltage. With the assistance of the TDCL, the SD-FE SNDR performance variation is significantly reduced over a wide range of supply variation without any power management unit.

The rest of the paper is organized as follows. Section II briefly introduces the VCO-based SD-FE and analyzes the linearity of the RO and the RxO operating at ultra-low supply voltage. Section III describes the system design considerations of the proposed single-bit VCO-based SD-FE. Section IV presents the detailed circuit implementation including the VCO, clock boosting circuits, TDCL and the pulse biasing technique. Section V presents the measurement results followed by conclusions and future research directions in Section VI.

# II. OVERVIEW OF ULTRA-LOW VOLTAGE VCO-BASED SD-FE COMPARING RO VS RXO

This section briefly reviews the VCO-based SD-FE operating at ultra-low supply voltage followed by comparison of the RO against the RxO. Multi-bit VCO-based SD-FE with CCRO



Proposed single-bit VCO-based SD-FE using CCRxO



Fig. 2. (a) Multi-bit VCO-based SD-FE with CCRO, (b) proposed single-bit VCO-based SD-FE with CCRxO and TDCL, and (C) K<sub>VCO</sub> related SQNR variation over supply without/with TDCL.

Fig. 2(a) shows the architecture of an open-loop n-bit VCO-based SD-FE [6]. The  $G_m$  stage and current-controlled ring oscillator (CCRO) together form a VCO that performs the V-F conversion and integration. The digital outputs are then generated by differentiating the two consecutive samples to realize a first-order noise shaping. The digital-intensive design reduces the system complexity by eliminating the headroom constraint in analog circuits while being highly area efficient. However, the open loop architecture has low SNDR limited by VCO linearity. The performance limitations in the open-loop architecture has been addressed by several circuit techniques in recent works, such as the use of: (i) negative feedback [27] (also adopted in this work), (ii) differential pulse code modulation [8] to improve VCO linearity, and (iii) phase and frequency detector (PFD) based phase quantizer to extend the dynamic range [7].

When operating under ultra-low supply, the multi-bit architecture tends to be more sensitive to delay cell mismatch, resulting in non-uniformly distributed quantization noise floor [25] and in-band spurs [28]. In addition, level converters (LC) [7] or sense amplifier flip-flop (SA-FF) [29] are required to recover the limited swing of the CCRO and avoid any false triggering of the sequential logic. However, their propagation delay highly depends on the input signal



Fig. 3. G<sub>m</sub> stage with (a) a three-stage CCRO, and (b) a CCRxO.

amplitude because of the  $G_{\rm m}$  stage different biasing point. This induces signal-dependent excessive delay and short-circuit current, which could potentially cause large harmonic distortion. More importantly, as the output voltage of the energy harvesters are dependent on environment and use conditions, the VCO gain, K<sub>VCO</sub>, varies accordingly. The quadratic relationship between the K<sub>VCO</sub> and SQNR [6] can be described as:

$$SQNR = 9V_{\rm in}^2 \left(\frac{N}{2\pi}K_{\rm VCO}\right)^2 \frac{f_{\rm s}}{f_{\rm B}^3} \tag{1}$$

where  $V_{in}$  is the input signal amplitude and N represents the number of CCRO stages. The above equation yields a much severe variation in SQNR as shown in Fig. 2(c) (left).

In contrast to RO, RxO, often used as on-chip frequency reference [30], have an inherent single-phase output that can be adopted into a single-bit system. Moreover, the rail-to-rail swing eliminates the need for LC or the SA-FF, where a standard cell DFF can simply be used as the frequency sampler. This avoids the signal dependent delay and short-circuit current. Lastly, RxO tends to have a more linear tuning characteristic than RO (explained further) and hence a higher SNDR can be achieved. Fig. 2(b) illustrates the proposed single-bit VCO-based SD-FE, where a current-controlled relaxation oscillator (CCRxO) replaces the CCRO. Besides, the TDCL corrects the  $K_{VCO}$  variation with respect to supply by adjusting its center frequency such that the SQNR stays constant over a wide range as shown in Fig. 2(c) (right).

Fig. 3(a) shows a  $G_m$  stage driving a three-stage CCRO whose oscillation frequency is determined by the inverter propagation delay. Assuming an ideal  $G_m$  stage where the V-I relationship is linear, the main source of nonlinearity comes from the on-resistance and parasitic capacitor of the transistor in the inverter, which highly relies on the  $V_{GS}$  across it during the transition. The  $V_{GS}$  could be quite small considering the voltage drop across the  $G_m$  stage and even smaller under the



Fig. 4. Comparison between the simulated frequency deviation from the ideal V-F curve of a  $G_m$  stage with a three-stage CCRO and a CCRxO under different frequency settings.

TABLE I COMPARISON BETWEEN THE CCRO AND CCRXO

	CCRO	CCRxO
Linearity	-	+
Delay cell mismatch	Yes	No
Require LC or SA-based digital interface	Yes	No
Single-bit system	Yes	Yes
Multi-bit system	Yes	No

ultra-low supply which pushes the devices into sub-threshold region with an exponential V-I curve. In the CCRxO shown in Fig. 3(b), the  $G_m$  stage directly charges the capacitor, C, can operate more linear than the CCRO. The oscillation frequency of the CCRxO can be written as,

$$f_{\rm CCRxO} = \left(\frac{C V_{\rm TH}}{g_{\rm m} V_{\rm IN}} + t_{\rm d}\right)^{-1}$$
(2)

where  $t_d$  is the propagation delay of the comparator and the inverter, and  $V_{TH}$  is the reference voltage. If  $t_d$  is designed to be much smaller than the first term, the V-F characteristic of the  $G_m$  stage and CCRxO can be made linear to the first order, yielding the  $K_{VCO}$  to be,

$$K_{\rm VCO} = \frac{g_{\rm m}}{C V_{\rm TH}} \tag{3}$$

Fig. 4 compares the simulated frequency deviation from the ideal V-F characteristic between the CCRO and CCRxO, where the two VCOs are designed with the same center frequency,  $f_c$ , setting to be 64 kHz and 128 kHz respectively. In order to only capture the linearity of the CCRO and CCRxO, ideal  $G_m$  stage with the same transconductance is used for the two simulations. The comparator in the CCRxO is implemented with an inverter-based stage to minimize the propagation delay which will be discussed in Section IV. It can be observed from Fig. 4 that the CCRxO is more linear than the CCRO for both the cases with different  $f_c$  settings. Table I briefly summarizes the pros and cons of the CCRO and the CCRxO.



Fig. 5. Simplified block-level diagram of the proposed VCO-based SD-FE.

# III. SYSTEM ARCHITECTURE OF THE PROPOSED VCO-BASED SD-FE

The simplified circuit diagram of the proposed SD-FE is shown in Fig. 5. The input differential signals,  $V_{\rm IN}$ + and  $V_{\rm IN}$ -, are capacitively-coupled to the  $G_{\rm m}$  stage, where the V-I conversion is performed. The  $G_{\rm m}$  stage is chopped to reduce the impact of the input-referred DC offset and flicker noise. The following CCRxO converts the current into phase information,  $\Phi$ + and  $\Phi$ -, which are then sampled by the DFF. A XOR-based phase detector (PD) further encodes the phase difference of the differential path into pulse-width modulated digital output,  $D_{OUT}$ . Note that  $D_{OUT}$  is a single-bit code because of the single-phase output of the CCRxO. In this case, a 1-bit return-to-zero digital-to-analog converter (RZDAC) is implemented to convert the digital output back to analog to realize a first-order  $\Delta \Sigma$  loop, where the DAC references are chopped for proper feedback. The signal swing at the virtual ground,  $V_{I}$ + and  $V_{I}$ -, is well-suppressed by the loop gain which prevents the VCO from entering the non-linear region and improves linearity [31]. The clock signals and  $D_{OUT}$ are boosted to 2X VDD to sufficiently turn on the switches under the deep sub-threshold supply (discussed in the next section). The sampling frequency of the SD-FE,  $f_s$ , is set to 512 kHz with an oversampling ratio (OSR) of 256, whereas the chopping frequency,  $f_{CH}$  is selected to be 32 kHz. The TDCL corrects the  $K_{\rm VCO}$  drift due to supply variation by comparing the output phases with a reference,  $f_{\rm CL}$ , generated on-chip. The error is then fed back to the  $G_{\rm m}$  stage.

With the TDCL, the circuit operation can be divided into two paths which corresponds to two modes: calibration mode (CALEN=1), and data conversion mode (CALEN=0) respectively. During the calibration mode, the data conversion is disabled. The supply change is sensed by the VCO and



Fig. 6. Proposed G<sub>m</sub> stage with the CCRxO.

converted into phase difference, then captured and fed back to the input  $G_{\rm m}$  stage. The circuits enter the data conversion mode after the calibration completes. The TDCL will be turned ON periodically to monitor the real-time supply drift across time and refresh the correction information as discussed in Section IV. As the circuit is switched between two modes, a fast transition in between is desired to avoid unexpected settling errors during the transition, where the virtual ground nodes,  $V_{\rm I+}$  and  $V_{\rm L}$ , play a central role. In contrast to the previous works biasing the input  $G_{\rm m}$  stage through pseudo resistors which is unfriendly with mode switching, we propose a pulse biasing scheme by shorting the two nodes through a pair of pulse-driven switches to  $V_{\rm CM}$  only during the RZ phase. This will be discussed in detail in Section IV.

### IV. CIRCUIT IMPLEMENTATION OF THE PROPOSED SD-FE

This section describes the circuit implementation of the  $G_{\rm m}$  stage, the CCRxO, and the clock boosting circuits for ultra-low voltage followed by the design of the proposed TDCL and its sub-circuits to calibrate the  $K_{\rm VCO}$  variation across supply.

Lastly, the pulse biasing scheme is presented that enables fast switching between calibration and data conversion modes.

# A. G<sub>m</sub> Stage and CCRxO

Fig. 6 shows the simplified circuit diagram of the proposed  $G_{\rm m}$  stage and CCRxO. The  $G_{\rm m}$  stage is implemented using the pseudo-differential current mirror architecture. The input differential pair M1 in the current mirror  $G_{\rm m}$  stage biased to  $V_{\rm CM}$ , defines the DC bias current,  $I_{\rm I}$ + and  $I_{\rm I}$ -. The feedback voltage from the TDCL is connected to the bulk of the input differential pair, modulating the threshold voltage of the input devices and providing additional offset current,  $I_{\rm OS+}$  and  $I_{\rm OS-}$ . The sum of the offset current and the input current defines the final calibrated current that is mirrored into the CCRxO. The  $K_{\rm VCO}$  in this case can be written as,

$$K_{\rm VCO} = \frac{g_{\rm m}}{C V_{\rm TH}} = \frac{I_{\rm d}}{n V_{\rm T}} \cdot \frac{1}{C V_{\rm TH}} \tag{4}$$

where the first term is the transconductance in subthreshold, n is the subthreshold slope factor,  $V_{\rm T}$  is the thermal voltage, and  $I_d$  is the final calibrated current, calculated to be  $I+I_{OS}$ . Therefore, by varying the biasing current  $I_d$ , the  $K_{VCO}$  can be adjusted, whereas the  $K_{\rm VCO}$  is fixed for a given oscillating frequency. In the CCRxO, a pulse is generated when the comparator detects the instant the voltage accumulated on the capacitor crosses the inverter threshold. Hysteresis is embedded by the schmitt trigger to improve the noise immunity, after which the DFF converts the pulse into square wave. The comparator is implemented with inverter-based structure whose switching threshold is designed to be at VDD/2. The inverter-based comparator, realized with medium-V<sub>TH</sub> transistors, ensures minimum propagation delay and its digital implementation makes it well-suited for ultra-low supply operation. Current-starved logic is adapted in the comparator, implemented with standard- $V_{TH}$  transistors, to limit both the peak and the leakage currents. The comparator biasing current is designed to be 40 nA ensuring the propagation delay is small enough to not affect the oscillation frequency. The CCRxO has 3-bit coarse tuning capacitor allowing operation over a wider supply range.

#### **B.** Clock Boosting Circuits

Switches are extensively used in the DAC and choppers but are hard to turn ON at ultra-low supply. The weak turn ON raises the noise floor and further induces large signal dependent delay in the DAC causing significant distortion. Though increasing transistor size can reduce the ON resistance, it adds more node parasitics and suffers from charge injection. Therefore, clock booster circuits [32] are adopted in the design to sufficiently turn ON the switches while the transistor sizes can be maintained small. There are two sets of clock boosters chosen in the design. One set is for the choppers around the  $G_m$  stage in the forward path and another set is for the switches in the feedback DAC. NMOS switches with the N-type clock boosters as shown in Fig. 7(a) are chosen in the chopper around the  $G_m$  stage as it only needs to pass signals around  $V_{CM}$ . The N-type clock booster



Fig. 7. (a) N-type clock boosters used in the chopper near the  $G_m$  stage, and (b) combined N/P-type clock boosters used for the switches in the DAC.

ideally boosts up the clock swing from 0-VDD up to 0-2VDD assuming there is no charge sharing loss. The effective  $V_{GS}$  of the switches is approximately  $2VDD-V_{CM}$ . In contrast to the chopper switches around the  $G_m$  stage, the switches and choppers in the DAC are implemented with the transmission gate allowing both VDD and GND to pass through. N- and P- type clock boosters are combined to level shift the clock swing to 0-2(VDD) and -VDD-VDD, respectively as shown in Fig. 7(b). Therefore, the effective  $V_{GS}$  across the switch is always 2VDD.

The operation and design optimization of the clock booster for the NMOS switch are explained as follow. As shown in Fig. 7(a), when the input is low,  $M_{N3}$  is turned on and the output is low. At the same time,  $M_{P4}$  is turned on as  $M_{N2}$  pulls its gate to low. To make sure the top plate of the capacitor,  $C_{\rm B}$ , is fully charged to VDD, medium  $V_{\rm TH}$  device is selected for  $M_{P4}$  which offers a much lower on resistance compared to the standard  $V_{\text{TH}}$  device. Secondly, after the input of the clock booster switches to high, the top plate of  $C_{\rm B}$  goes up to 2VDD as the charge held on  $C_{\rm B}$  cannot change immediately. To maintain a high conversion efficiency, the charge stored on  $C_{\rm B}$  shall not leak. There're two potential paths the charges may leak, one is through  $M_{P4}$  to VDD and the other is through  $M_{\rm P3}$  and  $M_{\rm N3}$  to ground. The gate of  $M_{\rm P4}$  is connected to 2VDD during this phase ensuring it stays in deep cut off region where charge leakage is less likely to happen. On the other hand, if the propagation delay of the first inverter (consisting of  $M_{N1}$  and  $M_{P1}$ ) is large,  $M_{P3}$  and  $M_{N3}$  may be turned on simultaneously leading to substantial charge loss to ground.



Fig. 8. Impact of the delay of the first inverter on the voltage conversion efficiency.

To quantify this delay dependency, Fig. 8 plots the simulated conversion efficiency against the propagation delay of the first inverter, where the efficiency is defined as,

$$\eta = \left(\frac{V_{\rm bst}}{2VDD}\right) \times 100\% \tag{5}$$

where  $V_{bst}$  is the actual boosted voltage. The efficiency drops dramatically if the delay exceeds 1 ns which can be common with standard V<sub>TH</sub> devices under ultra-low supply. Therefore, medium  $V_{TH}$  devices are adopted for the first inverter to reduce its propagation delay, making sure  $M_{N3}$  can be turned off immediately after the input switches. Thirdly, the charge sharing between  $C_B$  and the parasitics at node X can further degrade the efficiency. To alleviate its effect, the value of  $C_B$ is selected to be 4 pF to help resist the parasitic impact. Additionally, the top plate of  $C_B$  is connected to node X instead of the bottom plate. Transistors connected to this node are sized small to further reduce the parasitics. As a result, the simulated efficiency of the clock booster is more than 98%, which can be traded off with other parameters such as power area and speed to get the optimum performance.

The optimum point of the size of the switch with the clock boosters is found by simulating both the ON resistance and parasitic capacitors of the switch as shown in Fig. 9. A NMOS transistor with minimum length is selected while its width is swept to find the optimum point. Fig. 9 shows the simulated ON resistance,  $R_{on}$ , and the gate parasitic capacitance,  $C_{gg}$ , with the clock boosters. The optimum width of the transistor from the simulation is 3.2  $\mu$ m (two fingers), where the R<sub>on</sub> and the  $C_{gg}$  are 7.3 k $\Omega$  and 4 fF, respectively. The same process is followed when designing the transmission gate where the optimum size of NMOS and PMOS transistors are selected to be both 3  $\mu$ m/0.18  $\mu$ m with a simulated  $R_{on}$  of approximately 6 k $\Omega$ .

#### C. TDCL Architecture

The simplified block-level diagram of the TDCL in the calibration mode (CALEN= 1) and data conversion mode (CALEN= 0) is illustrated in Fig. 10. Note that the necessary clock boosters have been omitted for simplicity. The TDCL consists of a frequency divider, a PFD, a low-leakage charge pump (LL-CP), and a loop filter (LF) with a built-in sample and hold (S/H). At the beginning, the circuit enters the calibration mode by setting the enable signal, CALEN, to one. The differential inputs of the  $G_m$  stage are shorted with the



Fig. 9. Optimum size of the NMOS switch with clock boosters.

choppers bypassed. The VCO (including the  $G_m$  stage and CCRxO) senses the supply variation and then converts this information into frequency domain. The pseudo differential CCRxO outputs are divided by two and compared with the reference,  $f_{CL}$  (= 32 kHz), derived from the sampling clock,  $f_{\rm s}$ . An additional delay is introduced after  $f_{\rm CL}$  to match the delay created by the frequency divider. The PFD extracts the phase lead and lag information between the divided CCRxO output and  $f_{CL}$ . The LL-CP integrates the phase error and converts it back to voltage domain. The converted voltage is then fed back to the  $G_{\rm m}$  stage in the VCO through the auxiliary  $G_{\rm m}$  described in Section IV.A. As a result, the auxiliary  $G_{\rm m}$ injects the offset current into the CCRxO and corrects any shift in center frequency back to twice of  $f_{CL}$ . After the calibration is done, CALEN is set to zero and the TDCL is turned OFF with the correction signal sampled on the capacitor,  $C_2$ . Rest of the circuits are simultaneously enabled to enter the data conversion mode. The TDCL is duty cycled in an auto-zeroed manner where it will be re-connected back after a certain amount of time to compensate the charge leakage through the switch and refresh the voltage on  $C_2$  (refer next sub-section). Note that the TDCL is also able to correct any mismatch inside the  $G_m$  stage and the CCRxO which yields a low input-referred offset.

Fig. 11 illustrates the simulated  $K_{VCO}$  variation across a wide supply range when the TDCL is enabled and disabled. With a center frequency of 64 kHz, the  $K_{VCO}$  remains almost constant with a  $\Delta K_{VCO}$  of approximately 0.1 MHz/V over 0.2 V supply variation when the TDCL is ON. The simulated  $\Delta K_{VCO}$  is more than 40X lower than the case when the TDCL is OFF.

## D. Design of the LL-CP

The charge leakage from  $C_2$  during the data conversion mode needs to be small enough to minimize any frequency change in the VCO. The most critical leakage path is from the sampling switch and CP to the GND or VDD. Therefore, reducing the leakage of the switch and CP during their OFF state plays a central role in lowering the leakage-dependent VCO frequency variation.

Fig. 12 illustrates the transistor level schematic of the LL-CP combined with a low leakage sampling switch. The UP/DN control switches in the CP are connected between the current mirrors and the rails to maintain a low ON-resistance



Fig. 10. Simplified block-level diagram of the proposed TDCL in different phases.



Fig. 11. Simulated  $\Delta K_{VCO}$  over supply variation with and without the TDCL.

at ultra-low supply voltage. An additional pair of NMOS and PMOS switches,  $M_9$  and  $M_{10}$ , are placed in parallel with the current mirror to pull the source nodes of the current mirrors to VDD and GND respectively. This ensures a low  $V_{GS}$  across the current mirror and reduces the off-state leakage.

The sampling switch employs two NMOS transistors,  $M_{11}$ and  $M_{12}$ , connected in series to increase its effective OFF resistance. The source follower-based feedback [32] consisting of a leakage-based biasing transistor,  $M_{14}$  and PMOS source follower,  $M_{13}$ , ensures that the switch internal node tracks the sampled voltage on  $C_2$  to further reduce the switch leakage. Therefore, the charge leakage from  $C_2$  can be significantly reduced to maintain a constant voltage hold on  $C_2$  with a minimum amount of voltage droop during its off time. The resistor, R, in the LF is designed to be 1 M $\Omega$ . The capacitors,  $C_1$  and  $C_2$ , are selected to be 108 pF and 10.8 pF respectively, which reuse the same area with the on-chip decoupling capacitor to save the overall area.

Simulation results in Fig. 13 demonstrates the advantages of the proposed LL-CP combined with the low-leakage switch (LL-SW), where both the leakage of the CP and the voltage



Fig. 12. LL-CP with the low leakage sampling switch.

droop across  $C_2$  are simulated across corners. Substantial leakage and voltage droop reduction can be observed across five process corners, among which the worst case leakage and voltage droop happened at fast-fast (ff) corner are 146 pA and 12.1 mV/s, respectively.

The output signal of the LF perturbates due to the noise that is contributed by the CP and the resistor, R, which will then be converted into current by the  $G_m$  stage. This noise must be taken into consideration as it can be transferred to the output and therefore raise up the noise floor. Fortunately, the output signal,  $V_{\rm FB}$ , is sampled on the capacitor  $C_2$  after the calibration is done where the noise can be considered as kT/C noise similar to a sample-and-hold system. Once the signal is sampled on  $C_2$ , the voltage held on the capacitor is frozen to a fixed value as shown in Fig. 14 where it can be considered as a small DC offset. Hence, similar to the kT/C noise cancellation in [33], the thermal noise is first converted into DC offset and is then upmodulated to the chopping frequency by the second chopper at the output of the  $G_m$  stage after amplified by the  $g_{\rm mb}$ . As a result, the noise contributed by the TDCL acts as a DC offset after sampling which is eventually handled by the output chopper.



Fig. 13. Simulation results of the CP leakage current and the voltage droop on the sampling capacitor  $C_2$  across corners.



Fig. 14. Noise contributed by the LF that is sampled on  $C_2$  and its time domain waveform.

## E. DAC Design With the Pulse Biasing

The DAC converts the digital output to analog and feeds back the signal to the input. Fig. 15 illustrates the single-ended circuit implementation of the RZDAC (chosen to mitigate inter-symbol interference errors) with its timing diagram, where the clock boosters and transistor level schematic of the switches and choppers are not shown for simplicity. As mentioned in Section IV. B., the input chopper is implemented with NMOS switches, while the switches in the DAC are implemented with transmission gate. The RZ output data,  $D_{RZ}$ and  $Db_{RZ}$ , are generated from the non-return-to-zero (NRZ) output,  $D_{OUT}$ , driving the switches in the DAC. The DAC works as a floating battery, where the transition on one of the terminals of the capacitor in the DAC couples to the other terminal. The output of the DAC can be expressed as,

$$V_{\rm I} = \left(\frac{C_{\rm IN}}{C_{\rm IN} + C_{\rm DAC}}\right) V_{\rm IN} - \left(\frac{C_{\rm DAC}}{C_{\rm IN} + C_{\rm DAC}}\right) V_{\rm DAC} \quad (6)$$

where  $V_{DAC}$  is the reference voltage of the DAC, which is effectively VDD/2 ( $D_{RZ}$ =1), -VDD/2 ( $Db_{RZ}$ =1), and 0 V ( $CLK_{RZ}$ =1). The chopper in the DAC simply changes the polarity of the feedback signal by switching the references between VDD and GND, matching the polarity of the input signal after the input chopper for proper feedback.

A closer look at the virtual ground nodes at the input of  $G_m$  stages indicates that the RZDAC feedback sees a floating node that is undefined during the data conversion mode. Prior works [6]–[8] have used pseudo resistor to define the common-mode biasing voltage while maintaining a large resistance without significantly loading the DAC. However, the large *RC* time constant formed by the input capacitor,  $C_{IN}$ , and the pseudo resistor leads to a long settling time that can go upto tens or hundreds of milli-seconds, invalidating the output digital codes. To accelerate this process, a pulse biasing scheme is implemented as shown in Fig. 15, where a pulse signal is generated from the RZ clock,  $CLK_{RZ}$ , through a pulse generator (PG). Additional common-mode current is injected into the virtual ground nodes through a switch which defines the common-mode voltage. The amount of current that is injected into the node can be dynamically adjusted based on the common-mode voltage, which substantially speeds up the settling process. Additionally, in the steady-state, compare to the pseudo resistor whose resistance varies non-linearly with the voltage across it, a better linearity can be achieved as the effective resistance of the pulse biasing scheme simply depends on the duty cycle of the pulsed clock and the switch on-resistance.

# V. MEASUREMENT RESULTS

The proposed VCO-based SD-FE was fabricated in 180 nm CMOS with a total area of 0.9 mm<sup>2</sup> and an active area of 0.12 mm<sup>2</sup> with the die micrograph shown in Fig. 16. The active areas of the SD-FE, the TDCL, and the CLK GEN are 0.063 mm<sup>2</sup>, 0.0245 mm<sup>2</sup>, and 0.03mm<sup>2</sup>, respectively, where nearly half of the active area in the SD-FE is consumed by the clock booster circuits.

The chip is measured with the following setup unless otherwise noted. The sampling frequency and chopping frequency are set to be 512 kHz and 32 kHz, respectively, whereas a 350 mV supply is provided. The duty cycle ratio of the TDCL is programmed through the on-chip counter to be approximately 0.024 %. The differential input signal is generated from the Keysight 33500B Signal Generator with the amplitude attenuated to the proper level. The digital output is post-processed using MATLAB. A -3.88 dBFS peakto-peak differential input signal at 100Hz is applied at the input with every block activated. Fig. 17 shows the measured SD-FE output spectrum (2<sup>21</sup> FFT points with hanning window). Benefited from the feedback architecture and CCRxO, the harmonic distortion can be maintained relatively small with visible HD2 and HD3 components, where the HD3 dominates the overall distortion because of the pseudo differential architecture. The measured SNDR and spurious-free dynamic range (SFDR) within 1 kHz bandwidth are 61 dB and 79 dB respectively. The chopper pushes the flicker noise corner to below 1 Hz while upmodulating the residue offset to the chopping frequency after the TDCL operation.

Fig. 18 shows the measured DR plot of the SD-FE. By sweeping the amplitude of the input sinusoidal signal (100 Hz), the measured peak SNDR is 63.2 dB at  $V_{in}$ =-1.94 dBFS. The measured DR is 66 dB, yielding an input-referred RMS noise of 4.43  $\mu$ V<sub>RMS</sub> and an effective noise power spectral density of approximately 140.1 nV/ $\sqrt{\text{Hz}}$ . Fig. 19 illustrates the measured SNDR across the targeted frequency range. An input signal with full-scale amplitude is applied with its frequency swept from 1 Hz to 1 kHz. It can be observed in Fig. 19 that the SNDR is almost constant with a variation of less than 0.5 dB over the targeted frequency.

In order to validate the effectiveness of the TDCL, the supply sensitivity of the SD-FE is measured as shown in Fig. 20. First, the TDCL is configured off while the supply voltage is swept from 0.3 V to 0.5 V. A smaller input amplitude of -7.96 dBFS is selected to avoid the large  $K_{\rm VCO}$  variation



Fig. 15. Single-ended circuit implementation of the DAC with the pulse biasing scheme and its timing diagram.



Fig. 16. Chip die micrograph and the measurement setup.



Fig. 17. Measured output spectrum of the proposed SD-FE.

destabilize the  $\Delta \Sigma$  modulator. As can be observed from Fig. 20, the measured SNDR varies significantly when the TDCL is off. Notably, the SNDR of the last two points is even smaller compared to the first three points, which is mainly because of the large  $K_{\rm VCO}$  saturating the phase quantizer. Once the TDCL is turned on, the measured SNDR variation can be significantly reduced, yielding an overall  $\Delta$ SNDR of only 1.7 dB over the entire range which is 9.3 dB smaller than the case when the TDCL is disabled.



Fig. 18. Measured SNDR vs. input amplitude.



Fig. 19. Measured SNDR vs. frequency.

Although chopper upmodulates the major DC offset from the input  $G_m$  stages, the mismatch of the pseudo differential CCRxO and the chopper switches create residue offset that cannot be handled by the chopper. The input DC offset performance can be further improved by the TDCL and is measured with the following procedure. First, a 2 mV DC input is applied to the SD-FE with its output spectrum recorded as a reference. Then the differential inputs of the SD-FE are

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS-I: REGULAR PAPERS



Fig. 20. Measured SNDR variation vs. VDD with and without the TDCL.



Fig. 21. Measured input-referred DC offset with and without the TDCL.



Fig. 22. Measured die-to-die vairiation of the input-referred offset with and without the TDCL.

shorted to simply measure the offset, where the measurement is done with the TDCL disabled and enabled, respectively. Fig. 21 demonstrates the measurement results for the three cases. An 11.7 dB improvement can be observed when the TDCL is turned ON, indicating an input referred DC offset of 5.08  $\mu$ V. The die-to-die variation of the input-referred offset is also validated by measuring 4 different samples. Fig. 22 shows the measured results. When the TDCL is disabled, the worst case input-referred offset is measured to



Fig. 23. Measured output spectrum with DM and CM input signal.



Fig. 24. Measured CMRR and PSRR vs. frequency.



Fig. 25. Measured ECG signal decimated to 2 ksps.



= VCO = TDCL = DAC = Clock boosters = digital

Fig. 26. Power breakdown diagram.

be approximately 30  $\mu$ V, whereas a worst case input-referred offset of 5.64  $\mu$ V is observed after enabling the TDCL.

The common-mode rejection ratio (CMRR) is measured by applying both a differential-mode (DM) and common-mode (CM) input signal with -3.88 dBFS amplitude at 100 Hz. Fig. 23 shows the measured output FFT for the two cases, where a CMRR of 74 dB can be observed. Measurement results in Fig. 24 show a CMRR of >72 dB and a

	This	[34]	[35]	[23]	[22]	[19]	[16]	[25]	[11]
	work	SSCL'18	JSSC'18	JSSC'15	JSSC'12	JSSC'18	JSSC'19	SSCL'18	JSSC'12
Туре	Voltage sensor					ADC			
Approach	VCO	VCO	VCO	Gm-C+VCO	OTA+VCO	Passive	OTA	VCO	OTA
Tech. (nm)	180	65	65	130	65	65	130	28	130
VDD (V)	0.35	0.6	0.5	0.5	0.5	0.3	0.3	0.2	0.25
Power (µW)	0.22	3.2	1.275	2.3	5.04	0.18	79.3	7	7.5
fs (MHz)	0.512	0.001	-*	0.001	0.02	0.256	2.56	30	1.4
BW (kHz)	1	0.5	11	0.5	10	3	20	61	10
SFDR (dB)	78	62	60	52	58	-	83.4	71.2	70
SNDR (dB)	63.2	51	54	-	45	60	74.1	67.4	61
DR (dB)	66	-	-	-	-	65	76.5	-	64
IRN ( $\mu V_{RMS}$ )	4.43	2.2	3.8	1.29	4.9	-	-	-	-
$\Delta$ SNDR (dB)	1.7	-	-	-	-	7	-	6.04	3.2
(VDD range)	(0.3-0.5)	-	-	-	-	(0.3-0.5)	-	(0.178-0.214)	(0.25-0.6)
$\Delta$ SNDR <sub>nom</sub> (dB)**	0.030	-	-	-	-	0.105	-	0.336	0.023
CMRR (dB)	72	77	60	88	75	-	-	-	-
PSRR (dB)	69	65	-	67	64	-	-	-	-
NEF/PEF	4.27/6.39	8.7/45.4	2.2/2.4	4.76/11.3	5.99/17.9	-	-	-	-
FoMs (dB)	159.8	132.9	153.4	-	151.2	162.2	158	166.8	152.2
Area (mm <sup>2</sup> )	0.12	0.01	0.006	0.025	0.013	0.195	0.74	0.0032	0.0195

TABLE II Performance Summary and Comparison of the Proposed Ultra-Low Voltage SD-FE With State-of-the-Art

 $\text{NEF=V}_{\text{RMS}} \sqrt{\frac{2 \cdot I_{\text{total}}}{\pi \cdot 4kT \cdot BW}} \quad \text{PEF} = P_{\text{total}} \cdot \frac{2 \cdot V_{\text{rms}}^2}{\pi \cdot 4kT \cdot V_T \cdot BW}; \text{FoM}_s = \text{SNDR} + 10 \log(\text{BW}/\text{Power});$ 

\*-Asynchronous design; \*\*-Normalized to per 1% supply variation.

power supply rejection ratio (PSRR) of >69 dB respectively over the frequency of interest. Fig. 25 demonstrates the recorded ECG signal decimated to 2 kS/s with the proposed SD-FE.

The measured power consumption of the proposed VCO-based SD-FE is 0.22  $\mu$ W under 0.35 V supply. The  $G_m$  stage with the CCRxOs, the TDCL, the DAC, the clocking boosting circuits, and the digital circuits consume 75.5 nW, 5.32 nW, 40.2 nW, 71.8 nW and 27.6 nW respectively illustrated in Fig. 26. Besides the  $G_m$  stage with the CCRxOs, a large fraction of power is consumed by the clock booster circuits as it is extensively used to boost the clock signals. Careful design optimization can be incorporated in the future work to reduce this part of the power consumption.

Table II compares the proposed work with the state-ofthe-art ultra-low supply designs including both the ADC and VCO-based sensor interface. The single-bit CCRxO with TDCL achieves one of the highest SNDR and SFDR for sub-0.4V time-domain SD-FE architectures while ensuring a stable SNDR over a wide supply range of 200 mV compared to other works. This range can further be enhanced by tuning the CCRxO in future. Besides, it also achieves one of the best noise efficiency factor (NEF) and power efficiency factor (PEF) as compared to both voltage sensor and ADC based architectures making it a promising architecture to directly operate with an energy harvester.

## VI. CONCLUSION

This work demonstrates an ultra-low supply single-bit VCO-based sensor interface. The CCRxO as the phase domain integrator is uniquely integrated in this design, which is demonstrated to be more friendly with ultra-low voltage design in terms of both better linearity and lower power consumption compared to CCRO. A TDCL is also proposed with a leakage-optimized CP to counter the SNDR variation with respect to supply, which can be potentially adapted in direct energy harvester powered system. Compared to the stateof-the-art ultra-low voltage designs, the SD-FE achieves the lowest SNDR variation, while achieving comparable NEF/PEF and FoM<sub>s</sub>. Additionally, this work creates new oppotunity for designers to incorporate RxOsx into VCO-based sensor interfaces, instead of being constrained only to ROs. Investigating multi-bit systems relying on the relaxation oscillator could be an interesting future research direction.

#### REFERENCES

- S. Bandyopadhyay and A. P. Chandrakasan, "Platform architecture for solar, thermal, and vibration energy combining with MPPT and single inductor," *IEEE J. Solid-State Circuits*, vol. 47, no. 9, pp. 2199–2215, Sep. 2012.
- [2] F. Zhang, Y. Miyahara, and B. P. Otis, "Design of a 300-mV 2.4-GHz receiver using transformer-coupled techniques," *IEEE J. Solid-State Circuits*, vol. 48, no. 12, pp. 3190–3205, Dec. 2013.
- [3] H. Hu, T. Islam, A. Kostyukova, S. Ha, and S. Gupta, "From battery enabled to natural harvesting: Enzymatic biofuel cell assisted integrated analog front-end in 130 nm CMOS for long-term monitoring," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 66, no. 2, pp. 534–545, Feb. 2019.
- [4] S. Yang, J. Yin, H. Yi, W.-H. Yu, P.-I. Mak, and R. P. Martins, "A 0.2-V energy-harvesting BLE transmitter with a micropower manager achieving 25% system efficiency at 0-dBm output and 5.2-nW sleep power in 28-nm CMOS," *IEEE J. Solid-State Circuits*, vol. 54, no. 5, pp. 1351–1362, May 2019.
- [5] H. Lhermet, C. Condemine, M. Plissonnier, R. Salot, P. Audebert, and M. Rosset, "Efficient power management circuit: From thermal energy harvesting to above-IC microbattery energy storage," *IEEE J. Solid-State Circuits*, vol. 43, no. 1, pp. 246–255, Jan. 2008.
- [6] C.-C. Tu, Y.-K. Wang, and T.-H. Lin, "A low-noise area-efficient chopped VCO-based CTDSM for sensor applications in 40-nm CMOS," *IEEE J. Solid-State Circuits*, vol. 52, no. 10, pp. 2523–2532, Oct. 2017.
- [7] W. Zhao et al., "A 0.025-mm<sup>2</sup> 0.8-V 78.5-dB SNDR VCO-based sensor readout circuit in a hybrid PLL-ΔΣM structure," *IEEE J. Solid-State Circuits*, vol. 55, no. 3, pp. 666–679, 2020.
- [8] J. Huang and P. P. Mercier, "A 112-dB SFDR 89-dB SNDR VCObased sensor front-end enabled by background-calibrated differential pulse code modulation," *IEEE J. Solid-State Circuits*, vol. 56, no. 4, pp. 1046–1057, Apr. 2021.

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS-I: REGULAR PAPERS

- [9] M. Danesh and A. Sanyal, "0.13 pW/Hz ring VCO-based continuoustime read-out ADC for bio-impedance measurement," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 67, no. 12, pp. 2823–2827, Dec. 2020.
- [10] K. P. Pun, S. Chatterjee, and P. R. Kinget, "A 0.5-V 74-dB SNDR 25-kHz continuous-time delta-sigma modulator with a return-to-open DAC," *IEEE J. Solid-State Circuits*, vol. 42, no. 3, pp. 496–507, Mar. 2007.
- [11] F. Michel and M. S. J. Steyaert, "A 250 mV 7.5  $\mu$ W 61 dB SNDR SC  $\Delta\Sigma$  modulator using near-threshold-voltage-biased inverter amplifiers in 130 nm CMOS," *IEEE J. Solid-State Circuits*, vol. 47, no. 3, pp. 709–721, Feb. 2012.
- [12] Z. Yang, L. Yao, and Y. Lian, "A 0.5-V 35- $\mu$ W 85-dB DR doublesampled  $\Delta\Sigma$  modulator for audio applications," *IEEE J. Solid-State Circuits*, vol. 47, no. 3, pp. 722–735, Feb. 2012.
- [13] Z. Qiao, X. Zhou, and Q. Li, "A 250 mV 77 dB DR 10 kHz BW SC ΔΣ modulator exploiting subthreshold OTAs," in *Proc. IEEE Eur. Solid State Circuits Conf.*, Dec. 2014, pp. 419–422.
- [14] Y. Yoon, D. Choi, and J. Roh, "A 0.4 V 63 μW 76.1 dB SNDR 20 kHz bandwidth delta-sigma modulator using a hybrid switching integrator," *IEEE J. Solid-State Circuits*, vol. 50, no. 10, pp. 2342–2352, Feb. 2015.
- [15] J. Park, Y. Hwang, and D. Jeong, "A 0.4-to-1 V voltage scalable  $\Delta\Sigma$ ADC with two-step hybrid integrator for IoT sensor applications in 65-nm LP CMOS," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 64, no. 12, pp. 1417–1421, Sep. 2017.
- [16] L. Lv *et al.*, "Inverter-based subthreshold amplifier techniques and their application in 0.3-V  $\Delta\Sigma$ -modulators," *IEEE J. Solid-State Circuits*, vol. 54, no. 5, pp. 1436–1445, Jan. 2019.
- [17] A. Catania, L. Benvenuti, A. Ria, G. Manfredini, M. Piotto, and P. Bruschi, "A 2 nW 0.25 V 140 dB-FOM inverter-based first order ΔΣ modulator," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 67, no. 9, pp. 1514–1518, Sep. 2020.
- [18] T. Kleeburg, J. Loo, N. J. Guilar, E. Fong, and R. Amirtharajah, "Ultra-low-voltage circuits for sensor applications powered by freespace optics," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2010, pp. 502–503.
- [19] A. F. Yeknami *et al.*, "A 0.3-V CMOS biofuel-cell-powered wireless glucose/lactate biosensing system," *IEEE J. Solid-State Circuits*, vol. 53, no. 11, pp. 3126–3139, Nov. 2018.
- [20] U. Wismar, D. Wisland, and P. Andreani, "A 0.2 V 0.44  $\mu$ w 20 kHz analog to digital  $\Sigma \Delta$  modulator with 57 FJ/conversion FoM," in *Proc. IEEE Eur. Solid-State Circuits Conf.*, Dec. 2006, pp. 187–190.
- [21] U. Wismar, D. Wisland, and P. Andreani, "A 0.2V, 7.5  $\mu$ W, 20 kHz  $\Delta\Sigma$  modulator with 69 dB SNR in 90 nm CMOS," in *Proc. IEEE Eur. Solid-State Circuits Conf.*, Sep. 2007, pp. 206–209.
- [22] R. Muller, S. Gambini, and J. M. Rabaey, "A 0.013 mm<sup>2</sup>, 5µW DC-coupled neural signal acquisition IC with 0.5 V supply," *IEEE J. Solid-State Circuits*, vol. 47, no. 1, pp. 232–243, Sep. 2012.
- [23] R. Müller *et al.*, "A minimally invasive 64-channel wireless μECoG implant," *IEEE J. Solid-State Circuits*, vol. 50, no. 1, pp. 344–359, Nov. 2015.
- [24] N. Narasimman and T. T. Kim, "A 0.3 V, 49 fJ/conv.-step VCObased delta sigma modulator with self-compensated current reference for variation tolerance," in *Proc. 42nd Eur. Solid-State Circuits Conf.*, Sep. 2016, pp. 237–240.
- [25] V. Nguyen, F. Schembari, and R. B. Staszewski, "A 0.2-V 30-MS/s 11b-ENOB open-loop VCO-based ADC in 28-nm CMOS," *IEEE Solid-State Circuits Lett.*, vol. 1, no. 9, pp. 190–193, Sep. 2018.
- [26] F. Cardes et al., "0.04-mm<sup>2</sup> 103-dB-A dynamic range second-order VCO-based audio ΣΔ ADC in 0.13-μm CMOS," IEEE J. Solid-State Circuits, vol. 53, no. 6, pp. 1731–1742, Jun. 2018.
- [27] C.-C. Tu, Y.-K. Wang, and T.-H. Lin, "A 0.06 mm<sup>2</sup>± 50 mV range −82 dB THD chopper VCO-based sensor readout circuit in 40 nm CMOS," in *Proc. Symp. VLSI Circuits*, Jun. 2017, pp. C84–C85.
- [28] J. Kim, T. K. Jang, Y. G. Yoon, and S. Cho, "Analysis and design of voltage-controlled oscillator based analog-to-digital converter," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 57, no. 1, pp. 18–30, Jan. 2010.
- [29] M. Z. Straayer and M. H. Perrott, "A 12-bit, 10-MHz bandwidth, continuous-time ΣΔ ADC with a 5-bit, 950-MS/s VCO-based quantizer," *IEEE J. Solid-State Circuits*, vol. 43, no. 4, pp. 805–814, Mar. 2008.

- [30] Y. Tokunaga, S. Sakiyama, A. Matsumoto, and S. Dosho, "An on-chip CMOS relaxation oscillator with voltage averaging feedback," *IEEE J. Solid-State Circuits*, vol. 45, no. 6, pp. 1150–1158, Jun. 2010.
- [31] M. Park and M. H. Perrott, "A 78 dB SNDR 87 mW 20 MHz bandwidth continuous-time ΔΣ ADC with VCO-based integrator and quantizer implemented in 0.13 µm CMOS," *IEEE J. Solid-State Circuits*, vol. 44, no. 12, pp. 3344–3358, Dec. 2009.
- [32] D. C. Daly and A. P. Chandrakasan, "A 6-bit, 0.2 V to 0.9 V highly digital flash ADC with comparator redundancy," *IEEE J. Solid-State Circuits*, vol. 44, no. 11, pp. 3030–3038, Nov. 2009.
- [33] J. Liu, X. Tang, W. Zhao, L. Shen, and N. Sun, "A 13-bit 0.005-mm<sup>2</sup> 40-MS/s SAR ADC with kT/C noise cancellation," *IEEE J. Solid-State Circuits*, vol. 55, no. 12, pp. 3260–3270, Dec. 2020.
- [34] J. Huang et al., "A 0.01-mm<sup>2</sup> mostly digital capacitor-less AFE for distributed autonomous neural sensor nodes," *IEEE Solid-State Circuits Lett.*, vol. 1, no. 7, pp. 162–165, Jul. 2018.
- [35] L. B. Leene and T. G. Constandinou, "A 0.006 mm<sup>2</sup> 1.2 μW analogto-time converter for asynchronous bio-sensors," *IEEE J. Solid-State Circuits*, vol. 53, no. 9, pp. 2604–2613, Jul. 2018.



Huan Hu (Graduate Student Member, IEEE) received the B.S. degree in electrical engineering from the University of Electronic Science and Technology of China, Chengdu, China, in 2013, and the M.S. degree from Oregon State University, Corvallis, OR, USA, in 2015. He is currently pursuing the Ph.D. degree in electrical engineering with Washington State University, Pullman, WA, USA. He has been an IC Design Intern with Biotronik, Inc., Lake Oswego, OR, USA, since 2018. His research interests include ultra-low-power sensor interface

designs, analog/mixed-signal/RF integrated circuits for biomedical applications, and subthreshold circuit designs. He was a recipient of WSU Grand Challenge Fellowship in 2016. He was also the IEEE RFIC Symposium Best Student Paper Award Nominee, Top 12 Finalist, in 2020.



Subhanshu Gupta (Senior Member, IEEE) received the B.E. degree from the National Institute of Technology (NIT) at Tiruchirappalli, Tiruchirappalli, India, in 2002, and the M.S. and Ph.D. degrees from the University of Washington, Seattle, WA, USA, in 2006 and 2010, respectively. He is currently an Assistant Professor of electrical engineering and computer science with Washington State University, Pullman, WA, USA. He has held industrial positions at Maxlinear, Irvine, CA, USA, where he worked on wideband transceivers for SATCOM and

infrastructure applications. His research interests include large-scale phased arrays and wideband transceivers, energy-efficient circuits and systems, and statistical hardware optimization for next-generation wireless communications, the Internet-of-Things, and quantum applications. He was a recipient of the National Science Foundation CAREER Award in 2019, the Department of Defense DURIP Award in 2021, and the Cisco Faculty Research Award in 2017. He has been awarded Analog Devices Outstanding Student Designer Award in 2008 and the IEEE RFIC Symposium Best Student Paper Award (third place) in 2011. He served as a Guest Editor for IEEE *TRANSACTIONS* ON CIRCUITS AND SYSTEMS—I: REGULAR PAPERS from 2020 to 2021.